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LOW LOSS RF/MILLIMETER WAVE MEMS PHASE SHIFTERS  
by 
 
Balaji Lakshminarayanan 
 
 ABSTRACT 
A true time delay multi-bit MEMS phase shifter topology based on impedance-matched 
slow-wave CPW sections on a 500µm thick quartz substrate is presented.  Design equations 
based on the approximate model for a distributed line is derived and used in optimization of 
the unit cell parameters. A semi-lumped model for the unit cell is derived and its equivalent 
circuit parameters are extracted from measurement and EM simulation data. This unit cell 
model can be cascaded to accurately predict N-section phase shifter performance. 
Experimental data for a 4.6mm long 4-bit device shows a maximum phase error of 5.5° and 
S11 less than -21dB from 1-50GHz. A reconfigurable MEMS transmission line based on 
cascaded capacitors and slow-wave sections has been developed to provide independent Zo - 
and β-tuning. In the Zo-mode of operation, a 7.4mm long line provides Zo-tuning from 52 to 
40Ω (+/-2Ω) with constant phase between the states through 50GHz. The same 
transmission line is reconfigured by addressing the MEM elements differently and 
experimental data for a 1-bit version shows 358°/dB (or 58°/mm) with S11 less than -25dB 
at 50GHz. The combined effect of Zo- and β-tuning is also realized using a 5-bit version.  
An electronically tunable TRL calibration set that utilizes a 4-bit true time delay MEMS 
phase shifter topology, is demonstrated. The accuracy of the tunable TRL is close to a 
conventional multi-line TRL calibration and shows a maximum error bound of 0.12 at 
40GHz. The Tunable TRL method provides for an efficient usage of wafer area while 
retaining the accuracy associated with the TRL technique, and reduces the number of probe 
placements.  
 xii
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CHAPTER 1 
Introduction 
The field of RF-microelectromechanical systems (RF-MEMS) has seen enormous growth in 
the past decade due to its potential for high performance in defense and commercial 
applications. The program objectives of federal agencies DARPA1’s SPO2 and MTO3 is to 
develop innovative ideas that offer significant improvement in technology and to pursue 
these ideas from the demonstration of technical feasibility through the development of 
prototype systems. Other federal research organizations such as NASA, NSF, Airforce 
Research Labs, Navy and several commercial organizations are actively pursuing the 
incorporation of MEMS devices for future applications [1]. The strong advantages of RF 
MEMS are found in terms of low loss, virtually no DC power consumption, light weight and 
can be manufactured on low-cost silicon or glass substrates. 
At first this interest was driven by the success of low-frequency MEMS devices and their 
advantage of low-power operation and easy integration with CMOS circuitry. However, 
most low frequency devices are based on polysilicon structures. The high resistivity of 
polysilicon at microwave frequencies causes excessive loss and therefore not a suitable 
material for RF-MEMS. Because of this, most researchers in the field of microwave MEMS 
devices have used metal structures driven by electrostatic actuation [2]. Most of the 
research in the microwave MEMS devices has focused on the development of low-loss 
circuits such as single-pole single-throw (SPST) switches and switched-line phase shifters 
[30, 18, 60]. The advantage of using MEMS devices over FETs or PIN diodes is their 
extremely low series resistance, on the order of 0.1 to 0.3Ω as compared to 2 to 6Ω, and 
                                            
1 DARPA: Defense Advanced Research Project Agency 
2 SPO: Special Projects Office 
3 MTO: Microsystems Technology Office 
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their extremely low drive power requirements, on the order of µW as compared with mW. 
Furthermore, due to the fact that MEMS devices do not contain a semiconductor junction, 
with the associated non-linearity, they lack any measurable intermodulation distortion [19]. 
1.1 RF-MEMS Switch 
MEMS switches have been fabricated in suspended beam, cantilever, and diaphragm 
configurations with the bridge height typically 3 to 4 µm above the transmission line, 
resulting in an actuation voltage of 25 to 100 V. Pacheco et al. have shown that low voltage 
actuation of 9 to 16 V can be achieved with a gap height of 3 µm by using serpentine 
cantilever springs at the ends of the beam [38]. This height is necessary in order to reduce 
the parasitic capacitance of the bridge in the OFF-state (bridge up), and results in a 
capacitance ratio of 50 to 100 for capacitive switches. MEMS switches have been 
demonstrated reliably up to 40 GHz with low insertion loss (0.2 to 0.5 dB) and high 
linearity [30, 19]. The achievable isolation with these switches is typically 20 to 40 dB, 
depending on the size of the MEMS bridge, with an associated reflection coefficient from -15 
to -20 dB. 
Current microwave MEMS switches have been designed in both series and shunt con-
figurations with both cantilever and fixed-fixed beams. In the series configuration, shown in 
Figure 1.1 with a cantilever beam, the isolation is limited by the parasitic capacitance 
which allows coupling at high frequencies. This can be seen with a simulation in which the 
MEMS bridge is represented by a series capacitor-inductor-resistor combination as shown in 
Figure 1.2. Figure 1.3 shows the circuit simulation for the isolation when the switch is up 
and the return loss when the switch is down. As can be seen, for the capacitance values 
used, the performance at low frequencies is limited by the return loss rising to -10 dB 
around 2 GHz and at high frequencies by the isolation rising above -20 dB around 8 GHz. 
One of the main problems of series capacitive switches is the high return loss, with the 
switch down, in the frequency range where the isolation is greatest, with the switch up. In 
Figure 1.3, this occurs at 0.1-2 GHz. It is for this reason that metal-to-metal series MEMS 
switches are used. Yao et al. presented a series metal-to-metal MEMS switch for use in 
systems up to 6 GHz with better than 50 dB isolation up to 4 GHz [60]. 
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Figure 1.1: Cantilever MEMS bridge in series configuration along a transmission line.   
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Figure 1.2: Circuit model for a series capacitive MEMS switch with the capacitance varying 
from 20fF to 2pF. 
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Figure 1.3: Circuit simulation of the series capacitive switch using the model in Figure 1.2. 
The shunt switch configuration is shown in Figure 1.4 with a fixed-fixed beam over a 
CPW line. In this case, the parasitic capacitance limits the high frequency response when 
the switch is up by producing unwanted reflections. Again, the MEMS bridge can be 
modeled by a series capacitor-inductor-resistor combination as shown in Figure 1.5. The 
circuit simulation of this model is shown in Figure 1.6 where the return loss, when the 
switch is up, and the isolation, when the switch is down, is shown. As can be seen, the 
low frequency limit is set by low isolation while the high frequency limit is set by high 
return loss. Because of the high frequency of operation of the shunt configuration, the 
inductance in the MEMS bridge resonates with the capacitance as seen in the isolation 
curve in Figure 1.6 Goldsmith et al. [19], have developed a shunt capacitive MEMS switch 
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with 40 dB isolation, with the switch down, and -15 dB return loss, with the switch up, at 
40 GHz. Muldavin et al. have demonstrated that by using several shunt capacitive MEMS 
switches, the reflections can be tuned out and higher isolation can be achieved as 
compared to a single switch. The measured results demonstrate a return loss below -15 dB 
from DC-40 GHz with an isolation of better than 40 dB from 16-40 GHz [33]. 
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Figure 1.4: Suspended MEMS bridge in shunt configuration over a CPW transmission line. 
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Figure 1.5: Circuit model for a shunt capacitive MEMS switch with the capacitance varying 
from 20fF to 2pF. 
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Figure 1.6: Circuit simulation of the shunt capacitive switch using the model in Figure 1.5.  
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The concept of periodically loaded lines has been researched for use as nonlinear trans-
mission lines since about 1960 [29]. In this case, a transmission line is loaded with 
millimeter-wave Schottky diodes and is used in voltage-level pulse shaping, picosecond-level 
sampling, and harmonic multipliers [44, 45]. More recently, the periodically loaded line 
concept has been used in developing microwave phase shifters using varactor diodes as the 
capacitive loading [35, 36]. However, diode-based periodically loaded lines are quite lossy at 
millimeter wave frequencies, due to the series resistance of the Schottky diodes, and cannot 
be used in low-loss phase shifters and wideband switches above 26 GHz. For these frequen-
cies, MEMS based designs offer excellent performance. 
MEMS switch designs have been very similar to standard PIN diode or FET switch 
networks, with the active device replaced by the MEMS switch. This departure from the 
traditional approach by incorporating the MEMS switches/varactors was first introduced 
by Barker et al. In this approach, a CPW transmission line is loaded periodically with 
MEMS bridges, as shown in Figure 1.7, which act as shunt capacitors/varactors. A 
microstrip version of the phase shifter was implemented by Hayden et al. The impedance 
and propagation velocity of the resulting slow-wave transmission line are determined by 
the size of the MEMS bridges and their periodic spacing. The shunt capacitance 
associated with the MEMS bridges is in parallel with the distributed capacitance of the 
transmission line and is included as a design parameter of the loaded line. Thus, the 
height of the MEMS bridge can be lowered from 3-4µm to 1-1.5µm. An advantage of the 
lowered height is that the pull-down voltage of the MEMS bridge is reduced to 10 to 20 
V. By using a single analog control voltage to vary the height of the MEMS bridges, the 
distributed capacitive loading on the transmission line, and therefore its propagation 
characteristics, can be varied. This results in analog control of the transmission line phase 
velocity and therefore in a true-time delay phase shifter.  
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Figure 1.7: Top view of a CPW line periodically loaded by shunt MEMS bridges. 
1.2 Thesis Organization 
This thesis consists of 5 chapters. Chapter 2 starts with the theory of periodically loaded 
lines with extensions for the case of using MEMS bridges as the varactors. Both analytic 
and circuit models are found which provide for both the design and accurate simulation of 
the distributed lines. Both analog as well as digital true-time-delay (TTD) phase shifter 
were measured and it is shown that the results agree favorably with published report. 
Chapter 3 discusses the design, optimization, fabrication and modeling of a impedance 
matched phase shifter designed to operate through 50GHz. The concept of slow-wave 
transmission line has been applied to the design of filters and feeding network. Using the 
measured results a semi-distributed model for the phase shifter is also presented. 
Furthermore, design considerations for scaling the 50GHz design to X-band and W-band 
frequency is suggested. In Chapter 4, the slow-wave unit cell is used in a broad-band 
tunable transmission line that can provide independent impedance as well as phase tuning. 
Furthermore, a multi-bit version of the phase shifter is used to realize a on-wafer electronic 
multi-line TRL calibration set. These circuits are made possible due to the quasi-constant 
impedance, low loss performance of the slow-wave unit cell. Chapter 5 concludes the thesis 
with a discussion of the future directions of research for microwave MEMS devices and 
the distributed MEMS transmission line. Several appendices are included for 
completeness.  
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1.3 Contribution 
In this work, 1-bit and multi-bit impedance-matched phase shifters are designed on low loss 
quartz substrate using slow-wave unit cells. Experimental results for a 4.6mm long MEM 
device indicate 310°/dB for the 1st generation design and 355°/dB for the 2nd generation 
design. The results represent state-of-the-art performance for TTD phase shifters through 
50GHz. There are many applications that utilize phase shifter; however, the slow-wave unit 
cell is applied herein to the design of tunable transmission line and an electronic multi-line 
TRL calibration set. To the best of author’s knowledge the application demonstrated using 
tunable slow-wave unit cells is one of the first reported results. 
The results for the phase shifter indicate 200% improvement in the figure-of-merit and 40% 
reduction in size when compared with current state-of-the art designs such as DMTL. 
However, the number of MEM devices per mm is three times more when compared with the 
designs based on the DMTL topology. The long term reliability, power handling, packaging, 
temperature, and switching speed issues need to be addressed. Some of these issues are 
addressed briefly in final chapter but a thorough analysis is required before making this 
design more viable for commercial applications. 
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CHAPTER 2 
Theory of Distributed MEMS Transmission Line 
Distributed circuits are used in many devices including filters [41], traveling-wave amplifiers 
[44], phase shifters [36], and non-linear transmission lines [44]. The concept is very useful 
because the parasitics of the discrete components, such as the gate-to-source capacitance of 
transistors in traveling-wave amplifiers, or the capacitance of Schottky diodes in non-linear 
transmission lines, are included as part of the periodic transmission line, thereby resulting 
in very wideband operation. The transmission-line dimensions can also be designed such 
that the resulting periodic transmission line will have a 50Ω characteristic impedance. 
The distributed MEMS transmission line (DMTL) consists of a high impedance line (> 
50Ω) capacitively loaded by the periodic placement of MEMS bridges. This could be done 
with many different types of transmission lines, however it is most easily implemented using 
coplanar waveguide (CPW) transmission lines. Figure 3.1 shows the top view of a typical 
DMTL used in this work. The MEMS bridges have a width w, a length l = W + 2S, and a 
thickness t. The periodic spacing between the bridges, s, and the number of bridges vary 
depending upon the application. The DMTL is connected to probe pads via 50Ω CPW feed 
lines for the purpose of testing. 
A result of creating a periodic structure is the existence of a cut-off frequency or Bragg 
frequency, fB, near the point where the guided wavelength approaches the periodic spacing 
of the discrete components [47]. In many of the distributed circuits mentioned, this cutoff 
frequency can be designed such that it will not limit the device performance since the 
discrete components will have a comparable maximum frequency [44]. In the case of the 
distributed MEMS transmission lines used in this work, the self-resonant frequency of the 
MEMS bridges is not approached and thus the operation is limited by the Bragg frequency 
of the line.  
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2.1 Analytical Model of Periodically Loaded Transmission Lines 
The general model of a periodically loaded transmission line is shown in Figure 2.1. 
Assuming complex propagation constant γ = α + jβ, where α is the attenuation per section 
and β is the phase shift per section, a forward wave is represented by: 
1n nV V e
γ−+ =           (2.1) 
Using Figure 2.1 the voltages and currents are found to be: 
Zs
Yp
Zs
Yp
Zs
Yp
Zs
YpYp
Vin
Iin
Vn-1
In-1
Vn
In
Vn+1
s
 
Figure 2.1: General model for a periodic loaded transmission line with series impedance Zs 
and shunt admittance Yp. 
1
11
1
n n
n
p
n nn n
n n
s s
I I
V
Y
V VV V
I and I
Z Z
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−=
−−= =
      (2.2) 
Substituting the current equations for In-1 and In into the voltage equation for Vn, the 
following equation is found [8] 
 1 1 1
2 2 2
s pn n
n
Z YV V e e
cosh( )
V
γ γ
γ
−− ++ += + = =      (2.3) 
Equation 2.3 relates the propagation constant γ to the series impedance of the transmission 
line (Zs) and the shunt admittance Yp. Using these equations the characteristic impedance 
of the line is found from Z=Vin/Iin. (assuming the line is matched). The half-angle formula 
for the hyperbolic sine is used in (2.3), the characteristic impedance of the loaded line is 
found to be [44]: and given by: 
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If a section of length s of unloaded line is used with characteristic impedance Zo and 
effective dielectric constant εeff   then; 
s t p tZ j sL ; Y j sCω ω= =         (2.5) 
where, ( ) 1 2t eff o t t oC c Z and L C Zε −= = are the per unit length capacitance and 
inductance respectively, of the unloaded transmission line. Substituting these values in (2.4) 
gives  
22 2
1 1
4
t t t t
t t B
L s LC L
Z
C C
ω ω
ω
⎛ ⎞⎟⎜ ⎟= − = − ⎜ ⎟⎜ ⎟⎜⎝ ⎠       (2.6) 
where, ( )2B t ts LCω =  is the Bragg’s frequency or the frequency at which the 
characteristic impedance goes to zero, indicating no power transfer can occur. It can be seen 
that when s→0, ωB→∞ and t t oZ L / C Z→ = . 
For a DMTL transmission line, the MEMS bridge can be modeled as a shunt capacitor, 
resulting in a loaded line model as shown in Figure 2.2 where Cb is the shunt capacitance 
due to the MEMS bridge, and s is periodic spacing of the bridges. Using this model the 
series impedance is tj sLω and the shunt admittance is ( )t bj sC Cω + . The characteristic 
impedance found using (4) is given by: 
( ) 22
1 1
4
t t bt t
t b t B
sL sC CsL L
Z
sC C C
ω ω
ω
⎛ ⎞+ ⎟⎜ ⎟= − = − ⎜ ⎟⎜ ⎟⎜+ ⎝ ⎠     (2.7) 
The Bragg’s frequency for a DMTL transmission line is given by:  
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( )
2
B
t t bsL sC C
ω = +         (2.8) 
The time delay per section of the loaded-line is determined from (2.3) by assuming a 
lossless line and using the model in Figure 2.2 [2, 3]. 
sLt
sCt Cb
sLt
sCt Cb
 
Figure 2.2: Lumped element model of a distributed MEMS transmission line. The MEMS 
bridges are represented by a variable capacitor Cb. Lt and Ct represent the per unit length 
inductance and capacitance of the unloaded transmission line, while s is the periodic spacing 
between bridges.  
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      (2.9) 
Where, τ is the time delay per section. From (2.9), it is seen that by varying the MEMS 
bridge capacitance, Cb, the phase velocity of the transmission line (υ) can be varied 
resulting in a varying delay line or true-time delay (TTD) phase shifter.  
Since the characteristic impedance (Z) of the DMTL affects S11, the lower and upper bound 
for Z using (2.7) is calculated to be 36Ω and 69Ω respectively, for S11 < -10dB. When the 
line is loaded (or Z=36Ω), the maximum value of Cb is typically less than 0.1pF, for 
s=200µm, and an unloaded impedance of 100Ω. To obtain this value of Cb, the width of the 
bridge (w) is typically 20-70µm and the length (l) is typically less than 300µm. Using a 
quasi-static approximation, the inductance of the bridge (Lb) can be calculated by assuming 
the bridge as a microstrip line suspended on a 2-3µm thick substrate with air (εr=1) as the 
dielectric. For the footprints of the bridge aforementioned, Lb is typically within 10-30pH. 
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Table 2.1 shows the calculated Bragg frequencies versus several values of bridge inductance 
for a line with an unloaded impedance of 100Ω, a periodic spacing of 200 µm, and a bridge 
capacitance of 40 fF on silicon (εr=11.7), quartz (εr=3.8), and air dielectric (εr=1). It is seen 
from the table that including the series inductance of the bridge has a significant effect on 
the position of the Bragg frequency. 
 
Table 2.1: Effect of series inductance (Lb) on the Bragg’s frequency. 
L b  (pH) Air (ε r =1) Quartz (ε r =3.8) Silicon (ε r =11.7)
0 224GHz 145 GHz 89 GHz
10 189 GHz 129 GHz 83 GHz
20 164 GHz 116 GHz 77 GHz
30 147 GHz 106 GHz 73 GHz
f B  (GHz)
 
2.2 Distributed Transmission Line Loss  
When the impedance is changed, the loss of the line is also changed due to a change in the 
amount of current on the line for the same amount of power. For example, if a high 
impedance line is capacitively loaded to a lower impedance, the current on the lower 
impedance line will be higher, thus increasing the I2R losses. This can be seen directly by 
considering the complex propagation constant for a lossy transmission line. If the 
transmission line is represented by series inductance and resistance per unit length, Lt   and 
Rt, and by a shunt capacitance and admittance per unit length, Ct and Gt, respectively, 
then the propagation constant is given by [10]: 
( )( )t t t tR j L G j Cγ ω ω= + +        (2.10) 
For a low loss line where t tR j Lω  and t tG j Cω , the propagation constant can be 
approximated as: 
1
2
t t
t t t t
t t
R G
j LC LC j
L C
γ ω α β⎛ ⎞⎟⎜ ⎟≈ + + = +⎜ ⎟⎜ ⎟⎜⎝ ⎠      (2.11) 
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Assuming the characteristic impedance can be approximated by t tZ L / C= , the 
attenuation constant α is: 
2 2
t tR G Z
Z
α = +          (2.12) 
In a planar transmission line such as microstrip or CPW, Rt represents conductor loss while 
Gt represents dielectric loss. For the lines considered in this work (on low-loss substrates at 
mm-wave frequencies), the conductor loss dominates and the attenuation constant can be 
approximated as 2tR / Zα = . Thus, a change in the characteristic impedance from a high 
impedance to a low impedance will increase the loss by a factor of the ratio of the 
impedances.  
The transmission loss can also be included in the model of the distributed MEMS trans-
mission line (Figure 2.2) by including a resistance Rs in series with the line inductance, sLt. 
In this case the series impedance becomes s s tZ R j sLω= + . To find the attenuation 
constant, (2.3) is expanded to give: 
2
2
cosh( ) cosh( )cos( ) sinh( )sin( )
1
2 2
1 2
s
s
B B
j
R CLC
j
R
j
Z
= +
= − +
⎛ ⎞ ⎛ ⎞⎟ ⎟⎜ ⎜⎟ ⎟= − +⎜ ⎜⎟ ⎟⎜ ⎜⎟ ⎟⎜ ⎜⎝ ⎠ ⎝ ⎠
γ α β α β
ωω
ω ω
ω ω
      (2.13) 
where L = sLt, C = sCt + Cb, and the low frequency approximations have been used for ωB 
and Z. By equating the real parts and assuming α is small (cosh(α) ≈ 1), the equation for 
the phase delay per section is found to be ( )1 2 21 2 2B Bcos / /β ω ω ω ω−= − ≈ .To find the 
attenuation per section, the imaginary parts are equated to give: 
( )
( )2 2
B s s
B
/ R / Z R
sinh( )
sin / Z
ω ωα α ω ω≈ = ≈       (2.14) 
Where Z is now the impedance of the loaded line. This result matches what was derived 
earlier in the unloaded case. The only difference is that in the unloaded case, α is the 
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attenuation per unit length (Np/m), while in the distributed case, α is the attenuation per 
section (Np). 
The effect of a series resistance in the bridge can be taken into account by placing a resistor 
Rb in series with the bridge capacitance in Figure 2.2. In this case, (2.3) becomes: 
2 2
2 2 2
2 3 2
1
2 1
4
1 2
t b b b
t
b b
b b
B B t b
j sL j sC R C
cosh( j ) j sC
R C
R C
j
Z sC C
ω ω ωα β ω ω
ω ω
ω ω
⎛ ⎞+ ⎟⎜ ⎟+ = + +⎜ ⎟⎜ ⎟⎜ +⎝ ⎠
⎛ ⎞ ⎛ ⎞ ⎛ ⎞⎟ ⎟ ⎟⎜ ⎜ ⎜⎟ ⎟ ⎟= − +⎜ ⎜ ⎜⎟ ⎟ ⎟⎜ ⎜ ⎜⎟ ⎟ ⎟⎜ ⎜ ⎜ +⎝ ⎠ ⎝ ⎠ ⎝ ⎠
    (2.15) 
where ( )2B t t b/ sL sC C ,ω = + ( )t t bZ sL / sC C= + and a low frequency approximation 
has been used for 2 2 21 1b bR Cω+ ≈ . Using B,ω ω< the propagation constant is found to be: 
2 3 2
1
2 2
4
1 2
2
2
b b
B B t b
b b
B
R C
j cosh j
Z sC C
R ZC
j
ω ωα β ω ω
ωω
ω
− ⎛ ⎞⎛ ⎞ ⎛ ⎞ ⎛ ⎞ ⎟⎜ ⎟ ⎟ ⎟ ⎟⎜ ⎜ ⎜⎜ ⎟ ⎟ ⎟+ = − + ⎟⎜ ⎜ ⎜⎜ ⎟ ⎟ ⎟ ⎟⎜ ⎜ ⎜⎜ ⎟ ⎟ ⎟⎜ ⎜ ⎜ ⎟+⎝ ⎠ ⎝ ⎠ ⎝ ⎠ ⎟⎜⎝ ⎠
≈ +
    (2.16) 
Combining this loss with the transmission line loss, the total loss per section for a 
distributed MEMS transmission line is [44]: 
2 2
2 2
s b bR R ZC
Z
ωα = +          (2.17) 
For a line with an unloaded impedance of 100Ω, an unloaded effective dielectric constant of 
2.4, a periodic spacing of 200 µm, a bridge capacitance of 34fF, a loss of 0.6dB/cm 
(Rt=15Ω/cm) at 40 GHz for the unloaded line, and a bridge resistance of 0.1Ω at 40 GHz 
the loss from the transmission line is 1.6 dB/cm at 40 GHz respectively. While the loss due 
to the bridge resistance is only 0.07 dB/cm (< 4%) at 40 GHz. Thus, for these typical 
parameters, the loss is dominated by the transmission line loss. 
Radiation loss is also present in an unloaded CPW line on a thick dielectric substrate 
because the wave velocity of the transmission line is greater than the phase velocity of the 
waves in the dielectric [46]. This loss is given by: 
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f (W S)
c K(k)K(k )
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W S
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επα ε
− +⎛ ⎞⎟⎜ ⎟⎜ ⎟⎝ ⎠ +
= +
′ = −
      (2.18) 
where W+2S is the ground-to-ground spacing of the CPW line and K(k) is the complete 
elliptic integral of the first kind. The radiation into the substrate primarily occurs around 
the angle: 
z
d
k
cos
k
ψ =           (2.19) 
Where kz is the propagation constant of the line and kd is the propagation constant in the 
dielectric. To avoid radiation and radiation loss, the wave velocity of the transmission line 
should be slower than the phase velocity of the dielectric. The angle necessary to phase 
match the wave on the transmission line to the wave in the dielectric becomes imaginary 
indicating that radiation, and therefore radiation loss, cannot occur. Alternatively, a slow-
wave mode propagation (or no radiation) results if the effective dielectric constant of the 
DMTL is greater than the relative dielectric constant of the substrate. Figure 2.3 shows the 
extracted effective dielectric constant (εextract) of a DMTL versus the center conductor width 
for three dielectric constant with Z=100Ω, s=200µm and Cb= 40fF (assuming maximum 
loading). As seen in Figure 2.3, εextract > εr for center conductor widths less than 80µm 
(Z=64Ω) on silicon, while εextract > εr for W≈ 370µm (Z=60Ω) on quartz and no radiation is 
possible for the entire range of conductor widths on an air substrate. The decrease in εextract 
is because for a given CPW pitch, the phase shift per unit length decreases as impedance 
decreases.   
2.3 Circuit Model of DMTL 
While the analytic model presented in section 2.2 provides a good general understanding of 
the operation of periodically-loaded distributed lines, it is desirable to have a circuit model 
that can be used in a linear circuit simulator. The simulator used for the modeling of the 
DMTL is Agilent’s Advanced Design System (ADS). Using the circuit elements available in 
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ADS, the model for a single section of the DMTL is shown in Figure 2.4. The model 
consists of a section of physical transmission line to represent the unloaded CPW line and a 
capacitor-inductor series combination shunted across the transmission line to represent the 
MEMS bridge. The entire DMTL is modeled in the simulator by cascading the necessary 
number of sections. In this approach, the unloaded line impedance, Zo, the spacing of the 
MEMS bridges, s, the number of sections, n, and the effective dielectric constant of the 
unloaded line, εeff are determined from the physical dimensions of the DMTL being modeled. 
The unloaded line attenuation, A, bridge capacitance, Cb, and bridge inductance, Lb, are all 
varied to fit the model to the measured data. The attenuation in the physical transmission 
line model is specified at a particular frequency and then follows a f variation. 
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Figure 2.3: Extracted effective dielectric constant (εextract) for the DMTL versus center 
conductor width at 40GHz. The relative dielectric constant of silicon (εr=11.7) and quartz 
(εr =3.8) are shown for reference.  
 
Figure 2.4: Circuit model used for a section in the DMTL simulation. Z0 of the transmission 
line (t-line) is the unloaded line impedance, s is the periodic spacing of the MEMS bridges, 
Cb is the MEMS bridge capacitance.  
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2.4 DMTL Phase Shifter and Results 
As mentioned in Section 2.2, the DMTL can be used as a true-time delay (TTD) phase 
shifter since a change in the MEMS bridge capacitance changes the phase velocity of the 
line (equation 2.9). The change in the bridge capacitance is achieved by applying a single 
bias voltage to the center conductor of the DMTL with the CPW ground planes acting as a 
DC ground as well. This application is demonstrated in Figure 2.5 (a)–(c). A DMTL phase 
shifter with 11 bridges (40µm wide) spaced at 700µm is simulated using the model shown in 
Figure 2.4. The unloaded line impedance is 65Ω (W = 60µm and S = 180µm) with an 
effective dielectric constant of 6.1. Figure 2.5 (b) and (c) shows the measured and modeled 
data for S11 and S21 in the high capacitance state (down state) and the low capacitance state 
(up state) respectively. It is seen from these figures that the S11 of the DMTL in the down 
state has more closely spaced nulls, indicating that the line is electrically longer than it is 
in the up state. Since the physical length of the DMTL has not changed, the phase 
velocity of the line has decreased, as expected. The relative phase between the two states 
or the net phase shift (∆φ) is found from the change in the phase constant given by:  
1 2
1 2
1 1
φ β β
ω υ υ
∆ = −
⎛ ⎞⎟⎜ ⎟= −⎜ ⎟⎜ ⎟⎜⎝ ⎠
         (2.20) 
Using (2.9) for the phase velocity and a capacitance ratio Cr ( dn upC / C= )∆φ per unit 
length is given by: 
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      (2.21) 
∆φ for three different values of Cr and measured ∆φ versus frequency is shown in Figure 
2.5 (a). The SEM picture of the fabricated device is also shown in this figure. As seen from 
this figure, ∆φ increases linearly with frequency as expected for a TTD type phase shifter 
and is within 5% of the predicted ∆φ with Cr=1.15. There is some deviation from this 
linear increase at approximately 30GHz which is a result of approaching the Bragg 
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frequency (calculated to be 67 GHz). The maximum ∆φ is 170° at 40 GHz with an 
associated insertion loss of 1.75 dB.  
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Figure 2.5: Measured (a) phase shift (∆φ); (b) S11 and S21 in the down-state; (c) S11 and S21 
in the up-state, d) SEM picture of the fabricated device on silicon. The DMTL comprises of 
11 bridges (40µm wide) spaced at 700µm (total length = 7.84mm).  
The figure of merit for the phase shifter is the phase shift per dB (∆φ/dB); this figure is 
achieved by dividing (2.21) by (2.17). Figure 2.6 (a) shows a measured ∆φ/dB of 97°/dB 
and indicates good agreement with the modeled data from 1-30GHz. However, for 
frequencies greater than 30GHz, the model data is 10-15°/dB higher than the measured 
value. This is because the closed-form equations for the conductor loss of the uniform CPW 
lines sections (α) used in the ADS circuit simulator under estimates the measured data. 
Usually, this is adjusted by multiplying α with a constant (Fc) determined by fitting the 
model to the measured data. No compensation was used in the modeled data shown in 
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Figure 2.6 (Fc=1). A detailed analysis of CPW conductor loss and its effect on phase shifter 
performance is discussed in Chapter 3.  
The change in bridge capacitance also changes the characteristic impedance, as indicated 
in (2.7). This effect can be seen in Figure 2.5 (b) in which the peak in the low-frequency 
reflection coefficient is seen to change from -18.4 to -12.7 dB. This peak in reflection 
coefficient occurs at a frequency where the DMTL is a quarter-wave length long and the 
input impedance, seen from the 50Ω feed line, is at a maximum given by: 
2
50in
Z
Z =           (2.22) 
Where Z is the characteristic impedance of the DMTL. Thus, the characteristic impedance 
of the DMTL changes from 56Ω to 48Ω. The measured DMTL in Figure 2.5 has a 
capacitance ratio (Cdn=Cup) of approximately 1.15-1.2, so the impedance change is 
relatively small. However, if this capacitance ratio could be made much larger (Cr >5), 
the characteristic impedance of the DMTL would change by significant amounts causing 
undesirably large reflection coefficients.  
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Figure 2.6: Comparison of phase shift per dB between measured and modeled DMTL phase 
shifter.  
In this case, the DMTL should be designed such that the variation in characteristic 
impedance results in the same maximum allowable reflection coefficient in the low and 
high bridge capacitance states. For example, if it is desired to have the maximum 
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reflection coefficient below -15 dB, then the characteristic impedance should be 60Ω in the 
low capacitance state and 42Ω in the high capacitance state. In general, the upper and 
lower bounds of the characteristic impedance, for a given reflection coefficient, are given 
by: 
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Where Zld and Zlu are the DMTL impedance in the high and low capacitance states, 
respectively.  
Using (2.7) and (2.23), the minimum and maximum bridge capacitances are found to be:  
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Using (2.24), the capacitance ratio Cr is found to be:  
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Where o t tZ L / C= is the characteristic impedance of the unloaded transmission line. 
Figure 2.7 shows this capacitance ratio versus the maximum allowable reflection coefficient 
for different unloaded-line impedances. It is noted that the capacitance ratio is independent 
of the substrate dielectric constant. Furthermore, this calculation is based on the low-
frequency impedance and does not account for the effects of approaching the Bragg 
frequency. It is seen that the usable capacitance ratio for a maximum reflection of -13 dB is 
around 3 for a 100 Ω unloaded impedance.  
The Bragg frequency is an important design parameter and introduces non-linearity in ∆φ 
if fB is close to the maximum frequency of operation, thereby reducing the bandwidth of a 
DMTL as a TTD phase shifter. For the design parameters used in Figure 2.5 and using 
(2.21) and (2.7) the non-linear effects due to fB are shown in Figure 2.8. As seen from this 
figure, for fB=1.5fmax the linear range of operation is limited to less than 20GHz, while the 
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bandwidth is improved up to 25GHz if fB=1.8fmax. Furthermore, the loaded and the 
unloaded impedance fall off quickly when fB is closer to fmax as noticed in Figure 2.9. 
Therefore, to increase the linear range of operation, fB should be increased (fB ≥ 2fmax). This 
is achieved by decreasing the spacing between the bridges. The spacing (s) is obtained by 
solving (2.7) and (2.8), with the assumption that fB is defined at the lowest impedance state 
(Zld or high capacitance state).  
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Figure 2.7: Capacitance ration versus maximum allowable S11 (dB) for unloaded impedances 
of 80, 90, 100, and 120Ω. 
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Figure 2.8: Effect of Bragg frequency on the linear range of ∆φ. fmax= 40GHz, Zlu=61Ω, 
s=700µm.  
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Figure 2.9: Effect of Bragg frequency on the loaded (solid lines) and unloaded impedance 
(dashed lines) for fB=1.5 and 1.8fmax. The model parameters used in Figure 2.5 is used 
herein.  
2.5 MEM Capacitor Design 
The actuator system used to move the MEMS switches in this work is the electrostatic 
force. The electrostatic force between the MEMS switch and the signal conductor of the 
transmission line is the result of a simple voltage potential between them, as exists 
between the plates of a capacitor under voltage [26]. This force is found by evaluating the 
power delivered to the time dependent capacitance of the MEMS switch [56]. The 
capacitance of the MEMS switch is given by:  
o
b f
Ww
C C
h
ε= +          (2.27) 
where W is the width of the signal conductor, w is the width of the MEM bridge, and h is 
the suspended height as shown in Figure 2.6 (b). The total capacitance of the bridge to the 
signal conductor is a combination of the parallel plate approximation and the component 
(Cf), which accounts for the fringing fields. Typically, the value for Cf is found by fitting the 
two port [S]-parameters of the model (Figure 2.4 with s=0) with a full wave electromagnetic 
simulation. In this work, Cf values were found to vary within 20% to 25% of Cb.  
The applied force to the MEMS switch is shown below and can be written in terms of the 
switch’s physical dimensions using the capacitance equation above: 
 23
( )2 2
2
1 1
2 2
odC h WwF V V
dh h
ε= = −        (2.28) 
By equating electrostatic force in (2.28) to the mechanical restoring force of the capacitor 
at height h, and solving for the voltage, a closed form solution versus the applied voltage 
up to an instability point is found to be:  
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Where, ho is the original height, k is the spring constant of the MEMS bridge. The general 
expression for a suspended beam is [33]:  
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Where, x =W/L, E is the Young’s modulus of the bridge, σ is the biaxial residual stress 
on the bridge, t is the thickness of the bridge, ν is the Poison’s ratio, L is the length of 
the bridge. The solution for the voltage versus bridge height is shown in Figure 2.10. In 
this figure, an instability at 2/3 ho due to the positive feedback results from the constant 
voltage effect on charge in the bridge. This instability point may also be found by taking 
the derivative of (2.29) with respect to h. Because the switch membrane quickly snaps to 
the signal conductor at this instability point, it is called the pull-in voltage, Vp. The data in 
Figure 2.15 below the instability point represents the new pull down voltage if, after pulling 
the switch all the way to the signal conductor, a mechanical stop is placed at a height 
below the instability point. 
By definition, the pull-in voltage Vp is found to be:  
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Figure 2.10: Normalized switch height versus applied voltage (normalization factor = 
original height=2µm) for L=500µm, W=100µm, w=80µm, E=80GPa, ν=0.4, t=1µm).  
The pull-in voltage represents a limitation for “analog” type DMTL phase shifter design. 
Due to this instability, it is clear that a switching ratio, Cr, is limited to 1.5 because beyond 
that voltage, the bridge snaps down and a very high (20-80) capacitance ratio results. For 
phase shifter based on DMTL topology require typical switching ratios (Figure 2.7) of 2-3. 
The fringing capacitance typically does not change with height, therefore, practical 
capacitance ratio is around 1.3. An “analog” design consists of any DMTL phase shifter 
designed for a maximum capacitance ratio of Cr=1.3. Because the capacitance ratio can be 
adjusted to be anywhere from 0-1.3 based on the voltage applied, the phase shift which 
results can be considered analog due to the infinite number of states obtainable. 
A more stable design is to use “digital” type tuning because the phase shift and the 
performance can be predicted with greater accuracy than for the “analog” alternatives. The 
DMTL phase shifter can be made “digital” in several ways; two are mentioned here. In the 
first method, a very thick dielectric is used to limit the travel of the MEMS switch. The 
capacitance of the MEMS switch in the up and down state is (ignoring the effect of fringing 
capacitance):  
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Figure 2.11: Schematic of a digital implementation using very thick dielectric (hd) for digital 
operation. 
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Using (2.32) the capacitance ratio Cr ( dn upC / C= ) is plotted for nitride (εr=7.6) and SiO2 
(εr=4). This method presents a couple of challenges, the first of which is the required 
dielectric thickness. A typical design with capacitance ratio of Cr = 2.5 and a suspended 
switch height, h, of 1.5 to 2µm is required for low-voltage electrostatic actuation. Using the 
equation above, oxide dielectric must be 1.3-1.5µm and the nitride dielectric must be 1.2-
1.6µm, which are unrealistically thick. Furthermore, thick layers underneath the MEMS 
switch present additional challenge in MEMS bridge fabrication. Since the sacrificial layer 
follows the contours of the materials below it, a large step height change will result in 
additional stress in the bridge and one of the reliability concerns from a fabrication 
standpoint.  
One of the biggest challenges in using thick dielectrics is the switching ratio instability 
introduced. If the switch membrane and dielectric layer below it are not perfectly smooth, 
the capacitance measured will be quite lower than the capacitance expected from the 
parallel plate approximation. Charge buildup in the dielectric can worsen this condition 
because moving charges in the dielectric cause the membrane to move on top of the 
dielectric, causing the capacitance to change with time. Since a stable down-state 
capacitance is required for a “digital” design, it may be argued that the thick dielectric 
method is not the best solution.  
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Figure 2.12: Capacitance ratio versus normalized height of the dielectric.  
The second “digital” implementation method uses a static capacitor, Cs, in series between 
the MEMS switch and the ground conductor. The total load capacitance, CL, on the 
transmission line is the series combination of the two capacitors: 
b s
L
b s
C C
C
C C
= +          (2.33) 
There are two states for the MEMS bridge: up and down (pulled down completely by the 
electrostatic force). When the switch is pulled down, the capacitance is on the order of 1 3 
pF whereas in the up state it is on the order of 10-100 fF. Therefore, when the MEMS 
switch is in the down-state position, the loaded capacitance, CL, experienced by the line is 
dominated by the static capacitor, Cs, and CL Cbd ∼ Cs. When the MEMS switch is in the 
up-state position, the capacitance seen by the line is Cbu in series with Cs. The distributed 
capacitance can therefore be “discretely” controlled by the independent choice of the 
MEMS switch upstate capacitance, Cbu and the static capacitance, Cs and tends towards 
Cbu. Since the desirable switching ratio is on the order of 2-3, the bridge capacitance is 
designed to be equal to 1-0.5 times that of the static capacitor. As a result of adding the 
static capacitor, the required MEMS switch loading capacitance becomes larger and thus 
easier to fabricate. Furthermore, in comparison to the thick dielectric method, the stability 
of down state capacitance is greatly improved. The switching ratio could be anywhere 
between 20-80. The stabilization capacitor makes this factor relatively insignificant because 
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the static capacitance, Cs, dominates in the down-state position and this capacitance can be 
consistently fabricated. 
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Figure 2.13 : Unit cell representation of a DMTL that utilize static capacitor in series with 
the bridge. This type of configuration is used in a “digital” type tuning. 
When discrete static capacitors are required, their loss is of importance, as will be described 
in the following section.  The capacitors can be implemented using standard metal-
insulator-metal (MIM) capacitors, or for higher Q, the MIM capacitors can be replaced with 
metal-air-metal (MAM) capacitors. The use of MAM capacitors for improving the Q is 
discussed in Chapter 3, where these high Q capacitors are used in the design of slow-wave 
phase shifters. 
2.6 Non-Uniform Transmission Line Loaded Phase Shifter Modeling and Results 
NTL’s have been used widely in many applications that include impedance matching [66], 
pulse shaping [67], and analog signal processing [68]. NTL’s also exist in many VLSI 
interconnection structures to provide smooth connections between high-density IC chips 
and the chip carriers [70], [71]. 
This section provides experimental results of distributed MEMS transmission line phase 
shifters that utilize non-uniform transmission line (NTL) connecting sections between MEM 
capacitors. The NTL based phase shifter use digital type varactor tuning as aforementioned 
and was designed on a 400µm thick high resistive silicon substrate (ρ > 2000Ω-cm).  
One of the advantages of using silicon as the substrate is that the net phase shift (∆φ) from 
equation (2.21) is directly dependent on effε . Therefore, a phase shifter on a silicon 
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substrate results in more phase shift per unit length than a DMTL on a quartz substrate. 
Table 2.2 shows the design parameters for a DMTL phase shifter with S11 <−15dB and fB ≈ 
1.8fmax on three substrates. The optimum choices for unloaded impedance are approximately 
107, 95, 71Ω for air, quartz, and silicon substrates. The optimization procedure is described 
in Chapter 3.  
Table 2.2: DMTL phase shifter with 360° phase shift for design parameters on air, quartz 
and silicon substrates.  
Substrate Air (ε r  =1) Quartz (ε r  =3.8) Silicon (ε r =11.7)
W (µm) 300 100 30
S (µm) 100 100 60
Z o (Ω) 107 95 71
C bo (fF) 100 86 27
C r 2.15 2.35 4.2
Length per 360° (mm) 12.8 9.3 7.4
f max =35 GHz
 
Improvement in ∆φ is achieved by using NTL sections between the MEM bridges. The 
schematic (unit cell) of two designs is shown in Figure 2.14 (a) and the fabricated phase 
shifter (comprised of 10 cascaded sections) is shown in Figure 2.14(b). In order to use the 
transmission line model, the impedance variation between two discrete points is required 
and described by the following polynomial: 
0 1 0c c
o
Z ( x ) Z ( )( kx ),        x l
c
ωβ
= + ≤ ≤
=       (2.34) 
Where, l is the length of the non-uniform transmission line section. Zc(0) is the 
characteristic impedance at the input to the NTL. The characteristic impedance at any 
given point is related to the line parameters by: 
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In design 1, the impedance of a distributed line between two adjacent MEMS capacitor is 
increased in steps of 10Ω from 50Ω to 90Ω making it a 5–section stepped impedance 
transformer. Each impedance section is 145µm long and the overall length of connecting 
sections is maintained at 725µm. In design 2, a linear taper from 50Ω to 105Ω is used. For 
the two designs presented herein, k=1.15 and k=1.52 for design 1 and design 2 respectively. 
These values of k were chosen such that the impedance at the mid-point is close to the 
optimal impedance value for silicon (=70Ω). 
In order to derive the two port S-parameter for the unit cell [S]UNIT, the S-matrix for the 
NTL ([S]NTL) is required. One approach in solving for [S]NTL is based on a lossless TEM 
transmission line model. Using the transmission line parameters, equation (2.35), and 
adopting phasor notation for voltage and the current the modified Telegrapher’s equation 
can be written as: 
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     (2.36) 
The solution to (2.36) exists but requires complex algebraic operations with the 
involvement of Bessel functions. From (2.36), the [ABCD] parameters for the NTL 
([ABCD]NTL) can be solved. The overall [ABCD] parameter ([ABCD]UNIT) is obtained by 
multiplying [ABCD]NTL and [ABCD]MEM. Using matrix conversion, [ABCD]UNIT can be 
transformed to obtain S-parameters of the two port network. A simpler alternative to the 
matrix conversion approach is to use a commercial full wave electromagnetic (EM) solver. 
Agilent’s planar EM solver which is based on Method of Moments (MoM) approach is used 
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for extracting the S-parameter of the unit cell. The S-parameters obtained from EM 
simulation for a unit cell are then cascaded in a circuit simulator (ADS) to predict the 
performance of the phase shifter. 
 
(a) 
 
(b) 
 
Figure 2.14: (a) Schematic and fabricated unit cell of two NTL capacitively loaded phase 
shifter designs; (b) Photograph of the fabricated device (design 1), a 200µm long high 
impedance (Zo=66Ω) line is used to transition from a 50Ω feed to the DMTL sections.  
The NTL phase shifter was fabricated on high resistivity silicon. The fabrication procedure 
is illustrated in Appendix C. Measurements were performed from 5–40GHz using a Wiltron 
360B vector network analyzer and 150µm GGB microwave probes. A Thru–Reflect–Line 
(TRL) calibration was performed using calibration standards fabricated on the wafer. A 
high voltage bias tee was used to supply voltage through the RF probe to avoid damaging 
the VNA test port.  
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Figure 2.15 (a) shows the comparison between measured and simulated ∆φ for the two 
NTL designs (design 1 and design 2). The measured and simulated ∆φ for the DMTL (or 
uniform Zo =70Ω) on silicon is also shown for comparison. The agreement between 
measurement and simulation results is good (within 5%) through 40GHz. The worst-case S21 
is typically observed when the line is loaded (high capacitance state) and found to be 
approximately -3dB for design 1 and -4dB for design 2 at 40GHz.  
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(c)        (d) 
Figure 2.15: (a) Measured differential ∆φ for the two NTL phase shifter (design 1, design 2 
and DMTL with Zo =70Ω) on 400µm thick high resistive silicon. The solid line for ∆φ curve 
represents EM simulation data and the dashed lines represent measured data; (b) Worst-
case S21 for the phase shifter; (c) Measured S11 in the down state; (d) Measured S11 in the up 
state.  
 32
The measured S11 plot in Figure 2.15 (c) and (d) indicate S11 < -10dB in both the states up 
to 35GHz for all the designs. Beyond this frequency, S11 for the NTL designs is higher than 
-10dB and it is also evident from the phase shift plot where the non-linearity in ∆φ is more 
prominent (equation 2.21). Table 2.3 shows the comparison of the three designs at 
fmax=35GHz. 
When compared with DMTL performance, design 1 and design 2 provide 15% and 21% 
improvement in ∆φ at 35GHz, respectively. With respect to the uniform Z performance, the 
phase shift per dB figure of merit (∆φ/dB) for design 1 is relatively unchanged, while there 
is 11% decrease in ∆φ/dB for design 2. This is because the NTL designs provide a non-
constant rate of change in the loaded impedances. As a result, the Bragg frequency for the 
NTL designs is much lower than for the uniform Z design. This is evident from Figure 2.16 
which shows the extracted effective characteristic impedance in both the states (Zeff
down and 
Zeff
up) for the NTL unit cell (Figure 2.14) and the uniform Z design under the loading 
conditions specified in Table 2.3. It is clear from this figure that the NTL designs show a 
non-linear increase in Zeff for frequencies greater than 25GHz, while, Zeff is almost constant 
through 40GHz for uniform Z unit cell. Substituting Zeff for Zo in equation (2.21), it is clear 
that for a given loading conditions, the phase shift increases as characteristic impedance Zo 
increase. Therefore, more ∆φ is seen for NTL designs when compared to uniform Z phase 
shifter. 
Table 2.3: Comparison of the NTL phase shifter performance versus DMTL phase shifter 
with Zo=70Ω. 
design 1 design 2 Uniform Z=70Ω 
∆φ  (deg) 274° 296° 233
Max S 11(dB) -11.2 -10.3 -12.5
Worst-case S 21(dB) -1.9 -2.3 -1.6
∆φ /dB 144 °/dB 128 °/dB 145°/dB
f max  = 35GHz; Cr  = 3.3 (=76fF/23fF)
 
Assuming the MEM bridge to be ideal, the conductor loss of the transmission line 
calculated using (2.12) with Gt =0 is approximately equal to 1.15dB at 35GHz (for the 
uniform Z phase shifter). When compared with the measured data in Table 2.3, it is seen 
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that the loss contributed by the static MIM capacitors is approximately 0.45dB. The 
increase in insertion loss for the NTL designs is due to the Bragg frequency effects as 
aforementioned. 
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Figure 2.16: a) Extracted effective impedance (Zeff
down) in the down state; b) extracted 
effective impedance in the up state (Zeff
up) for the capacitively loaded NTL unit cell and 
uniform Z unit cell. 
2.7 Chapter Summary 
The theory of Distributed MEMS transmission line is presented and measured up to 40GHz. 
The DMTLs are fabricated using CPW lines on a 425µm thick silicon substrate with MEMS 
bridges periodically spaced across the line. An analytic model and a circuit model developed 
herein agrees well with the measured results. The circuit model consists of a physical length 
of transmission line for the CPW line and a capacitor-inductor series combination to model 
the MEMS bridge. The circuit model has also been used to quantify the accuracy of the 
measured data. Furthermore, for a reliable operation a digital type tuning is preferred and 
achieved by using a series-shunt capacitor arrangement. This capacitor design was used in 
the phase shifter constructed using non-linear transmission line. The measured results for 
the phase shifter show good agreement with the EM simulated results.  
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CHAPTER 3 
Cascaded Slow-wave Phase Shifter Design and Results
This chapter presents the design and optimization of a TTD multi-bit MEMS phase shifter 
based on impedance-matched slow-wave CPW sections on a 500µm thick quartz substrate. 
The development of electronically variable phase shifters has been driven primarily by their 
use in phased array radars, although they are now used in a wide range of systems 
including communications and measurement instrumentation [27].  
Most phase shifters currently used can be divided into either ferrite phase shifters or 
semiconductor device phase shifters. The ferrite based phase shifters typically work well 
from 3 GHz to 60 GHz with switching times on the order of a few microseconds to tens of 
microseconds [21, 22]. Most ferrite based phase shifters are not monolithic and require large 
switching energies but can handle kilowatts of RF power [9]. Recently, there has been 
research into the use of the ferroelectric material barium strontium titanate [Ba1~xSrx TiO3  
(BSTO)] to produce planar phase shifters [12]. The designs demonstrate 44°/dB insertion 
loss at 14.3 GHz, however, they require very high bias voltages (250-400 V) [46]. In [61] 
authors have demonstrated a BSTO based phase shifter with 90°/dB with lower tuning 
voltage from 20-160V.  
On the other hand, semiconductor device based phase shifters have been used up to 100 
GHz with switching times well under 10µs [2, 7, 16, 27, 32, 39, 49, 52, 59]. These devices 
are either hybrid or monolithic with switching powers on the order of milliwatts. The 
hybrid devices (p-i-n or varactor diodes) can handle up to a kilowatt of RF power; however, 
the monolithic devices can only handle RF power on the order of milliwatts to one watt 
[27]. There are many different designs for the semiconductor device based phase shifters. 
Some of the more prominent designs are switched-line phase shifters [52], loaded-line phase 
shifters [22, 23], branch line or 3-dB coupler based phase shifters [39, 7, 59], and high-
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pass/low-pass phase shifters [32]. The loaded-line and high-pass/low-pass type phase 
shifters are inherently limited to at most 67% bandwidth, where as the switched-line phase 
shifter is true-time delay with the bandwidth limited by the high-frequency operation of the 
switches. Typical figures of merit for the semiconductor device based phase shifters are 
144°/dB at 1 GHz [32], 211°/dB at 12 GHz [16], 86°/dB from 16-18 GHz [7], 60°/dB at 60 
GHz [39], and 41°/dB at 94 GHz [59].  
Recently distributed true-time delay phase shifters were demonstrated in [31, 32]. These 
devices are very similar to the distributed MEMS transmission lines, but use varactor 
diodes rather than MEMS bridges for the variable capacitance. The phase shifters 
developed in [31] have shown good performance with 86°/dB insertion loss at 20 GHz, or 
4.2 dB insertion loss for 360° phase shift. However, the millimeter wave performance of 
these devices is limited by the series resistance of the diodes.  
For broad band and low loss operation, two commonly used true time delay (TTD) phase 
shifter designs are the switched network and the distributed MEMS transmission line 
(DMTL) [1]. The switched network consists of multiple delay networks that are typically 
switched using DC-contact series switches. The performance of the switched network is 
usually better than the DMTL up to 30GHz; however, for broad band operation beyond 30 
GHz the DMTL type design is preferred [2].The DMTL design has been demonstrated from 
X-band to W-band [2-6]. Typical measured results for 2-bit X and Ka-band designs on 
quartz indicate 168°/dB at 13.6GHz and 128°/dB at 37.7GHz respectively [5]. Similar 2-bit 
and 4 bit designs demonstrate a phase shift of 130°/dB at V-band [2]. The W-band designs 
in [6] present a slightly lower phase shift (93-100°/dB) on a glass substrate. However, 
suggestions for improving the phase shift up to 200°/dB were also presented. In [2-6], 
metal-air-metal capacitors are used to minimize loss. Table 3.1 shows the measured DMTL 
performance of the current state of art DMTL phase shifter.  
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Table 3.1: Comparison of current state-of-the-art TTD phase shifter.  
Substrate Quartz (Barker/Rebeiz) Glass (Nagra/York) Quartz (Hayden/Rebeiz)
S 11 -13dB -9.6dB -12dB
S 21 -2dB -1.7dB -2.1dB
∆φ  (°) 120 270 180
Length (L) 5.4mm 8.9mm 5.6mm
Spacing (s ) 360um 780um 400um
Freq (GHz) 60 35 37.7
 
As seen in Chapter 2, the DMTL devices are often designed such that the S11 is less than -
10dB in both phase states, up state (low capacitance state) and down-state (high 
capacitance state) positions. From equation (2.21), it is clear that for a given unloaded 
impedance Zo, ∆φ increases when the loaded impedances (in the high and low capacitance 
states) are symmetrically farther away from 50Ω. Using (2.21) and assuming no dispersion, 
the variation in ∆φ versus maximum allowable S11 is shown in Figure 3.1(a) for three 
frequencies on a quartz substrate. It is seen from this figure that the amount of phase shift 
is proportional to the difference in the loaded and unloaded impedances. For example, if S11 
less than -20dB is desired then the maximum ∆φ is only 186°/cm at 50GHz and the loaded 
impedances should vary by a factor of 55/45.4Ω. Achieving this small variation in the 
impedance requires tight control over the value of the MEM capacitor. Assuming s=200µm 
and Zo=95Ω, the capacitance values in the low and high impedance states is approximately 
/ 29fF/27fFmax minC C =  from Figure 3.1 (b). Furthermore, from this figure it is seen that 
for the same operating condition, fB decreases from 131/118GHz as the constraint on S11 
decreases from -20 to -10dB, indicating that the usable range of the phase shifter is reduced 
by the same ratio.  
This limitation in the capacitively-loaded design restricts the amount of achievable ∆φ per 
unit length in light of impedance matching considerations. Therefore, a true time delay 
MEMS phase shifter topology that overcomes the limitations of the capacitor-only DMTL is 
presented herein. The topology uses cascaded, switchable slow-wave CPW sections to 
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achieve high return loss in both states, a large ∆φ per unit length, and phase shift per dB 
that is better than previously reported performance.  
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(a)       (b) 
Figure 3.1: (a) Net phase shift (∆φ) versus maximum allowable S11 (dB) assuming CPW on 
quartz. The impedance corresponding to S11 specifications is listed at the top of the plot; (b) 
S11 as a function of minimum and maximum capacitance values for the MEM bridge. The 
plots pertain to s =200µm and Zo=95Ω. 
 
3.1 Slow-wave Unit Cell Design and Fabrication 
The MEM slow-wave unit-cell shown in Figure 3.2 is designed to provide small variations in 
the impedances around 50Ω, with a ∆φ per unit length that is greater than a capacitively-
loaded DMTL that has a worst-case S11 near -10 dB. The unit-cell is 460µm long and 
consists of two bridges on each ground plane and a shunt bridge that connects the ground 
planes and is suspended over the center conductor.  In the normal state (Figure 3.2a), the 
bridges on each ground plane are actuated (solid lines) with electrostatic force applied 
through SiCr bias lines, while the shunt bridge is in the non-actuated state (dashed lines).  
In this normal state the signal travels directly from the input to the output.  In the slow-
wave state (Figure 3.2b), the bridges on the ground plane are not-actuated while the shunt 
bridge is actuated to contact the center conductor.  The signal thus travels the longer path 
through the slot in the ground plane, thereby increasing the time delay. Furthermore, in the 
slow-wave state the increase in the per-unit length inductance is compensated by the 
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increase in the per-unit length capacitance (due to the wide center conductor) thereby 
maintaining the impedance close to 50Ω. 
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Input OutputW
 
(a)       (b) 
Figure 3.2: Schematic of the slow-wave structure - a) Normal state; b) Slow-wave state (the 
SiCr bias lines are not shown). 
The slow-wave MEM devices used in this work are fabricated on a 500µm thick quartz (εr 
= 3.8, tanδ=0.0004). The outline of the fabrication process is shown in Figure 3.3. The 
SiCr bias lines are defined first using the liftoff technique by evaporating a 1000Å layer of 
SiCr using E-beam evaporation. The measured line resistivity is approximately 2000 Ω/sq. 
Next a 4000Å RF magnetron sputtered SixNy layer is deposited and patterned to form the 
ground isolation layer. This layer is located where the SiCr bias lines enters the ground 
conductor (see Figure 3.3(c)). Next the CPW lines are defined by evaporating a 
Cr/Ag/Cr/Au to a thickness of 150/8000/150/1500Å using liftoff technique. Next the 
sacrificial layer (MICROCHEM PMMA)1, is spin coated and etched in a reactive ion 
etcher (RIE) using a 1500Å Ti layer as the mask. The PMMA layer thickness can be 
varied from 1.5-2µm by varying the rotational speed of the spinner from 2500-1500 rpm. 
In this work, the thickness of PMMA is optimized to provide a height of 1.5-1.7µm (for 
low actuation voltage). The Ti layer is removed and a 100/2000Å Ti/Au seed layer is 
evaporated over the entire wafer and patterned with photoresist to define the width and 
the spacing of the MEM bridges. The bridges are then gold-electroplated to a thickness of 
1µm, followed by removal of the top photoresist layer and seed layer. The sample is then 
annealed at 105° and 120° to flatten the bridges before removing the sacrificial PMMA 
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layer. The sacrificial PMMA layer is removed and critical point drying is used to release 
the MEMS structures.  
 
Figure 3.3: Details of the fabrication process for the MEM structures. The illustration shows 
a perspective view of a slow-wave unit cell.  
3.2 Modeling of Slow-wave Unit Cell 
The model for a slow-wave unit cell in both the states excluding the parasitics due to the 
bridge and the discontinuities is shown in Figure 3.4.  In the normal state, the model 
comprises of transmission line of length s, with a capacitor to ground due to the shunt 
bridge (Cbs). In the slow-wave state, the model comprises of two shunt capacitors to ground 
due to the ground-plane bridges (Cbg) separated by the transmission line of length s1 (which 
is equal to the total length through the slot).  
Using the equations describing the DMTL, the impedance, propagation velocity, and the 
Bragg frequency for each states of the slow-wave unit cell is given by:  
1
1
tn ts
n s
tn bs ts bg
sL s L
Z                     Z
sC C s C C
= =+ +     (3.1) 
( ) ( )
1
1 1
pn ps
tn tn bs ts ts bg
ss
v            v
sL sC C s L s C C
= =+ +
    (3.2) 
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( ) ( )1 1
2 2
Bn Bs
tn tn bs ts ts bg
         
sL sC C s L s C C
ω ω= =+ +
    (3.3) 
where, Ltn, Ctn is the per unit length inductance and capacitance in the normal state. While, 
Lts, Cts are the per unit length inductance and capacitance in the slow-wave state. Cbs and s 
is the bridge capacitance and spacing between the shunt bridges. Cbg and s1 is the bridge 
capacitance and spacing between the ground plane bridges.  
Wλ
 
Figure 3.4: Ideal model for the slow-wave unit cell in both the states. This model does not 
take into account the parasitics due to the bridge and the discontinuities. 
The per unit length capacitance and the inductance in both the states, has the form given 
by [42].  
2 2
tn eff on ts eff os
tn tn on ts ts os
C / cZ       C / cZ
L C Z             L C Z
ε ε= =
= =
      (3.4) 
in which εeff is the effective dielectric constant of the transmission line and c is the free 
space velocity. Since the slow-wave is constructed using a CPW line, Zo and εeff can be 
related to the physical line parameters using conformal mapping [21]:  
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where, W is the width of the center conductor, G is the ground-to-ground spacing in the 
normal state, and h is the substrate thickness. The variables W and G are replaced with 
W1 and G1 for calculating the impedance in the slow-wave state.  
The design of a slow-wave phase shifter requires the specification of the maximum 
frequency of operation (fmax) or Bragg frequency (fB), dielectric constant (εr) and the 
normal state impedance (>50Ω). From these specifications, the maximum ground-to-
ground spacing (W) in the slow-wave state is calculated using (3.6). A ground-to-ground 
spacing (W) of λ/8 is typical of CPW designs in order to limit radiation loss, however, 
as mentioned in Chapter 2, the periodic structures has negligible radiation loss. Therefore 
a larger W less than λ/5 is usable; in this work W is set to ≈ 65° which translates to 
λ/ (5.5) at fmax. The total length along the mid-point through the slot is equal 
to  2 A BS S+ (3.7), where SA is the length of the slot in the north-south direction and SB is 
the length of the slot in the east-west direction (Figure 3.4). Since the overall length of 
the unit cell cannot exceed “s” set by the Bragg frequency, the maximum value for SB =s. 
However, this spacing is further reduced by a factor of ( )2 P S  × required to accommodate 
the two ground plane pedestals. In this work, SP is set to 80µm. The approximate signal 
path through the mid-point in the slot is calculated using (3.8). Therefore, the maximum 
value for G1 is 2×SP.  
( )5 5 5 5 max eff
c
W
. . fλ
λ
ε= =         (3.6) 
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In equation (3.8), the separation (s) is dependent on simultaneous equations (3.1) and (3.3). 
The Bragg frequency, fB, is selected as per guidelines provided in Chapter 2. Using (3.1) 
through (3.3), the separation between the shunt bridges and the bridge capacitance is given 
by: 
2
tn
bs tn
B eff n
Lc
s                                  C s C
f Zπ ε
⎡ ⎤⎢ ⎥= = −⎢ ⎥⎣ ⎦
    (3.9) 
It is seen from (3.9) that s is inversely proportional to the Bragg frequency (fB) and the 
effective dielectric constant of the substrate. For a given ground-to-ground spacing (G), and 
fB=2.6fmax=130GHz, s=734µm on air, 474µm on quartz and 291µm on silicon substrate at 
fmax. Using (3.9), and for an impedance matched condition (Zn=50Ω), Figure 3.5 (a) shows 
Cbs (fF) as a function of W (and assuming G=300µm) for three different substrates (εr=1, 
εr=3.8, εr=11.7). Figure 3.5 (b) shows Cbs versus W for two different values of G on a 
quartz substrate.  
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Figure 3.5: a) Cbs versus center conductor width, W (and G=300µm) for air, quartz, and 
silicon substrates; b) Cbs versus W for two ground-to-ground spacing on quartz substrate. fB 
is set to 2.6fmax=130GHz. 
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The impedance matched condition is also applied to the slow-wave state and the ground 
plane bridge capacitance (Cbg) is given by (3.10): 
1 2
ts
bg ts
s
L
C s C
Z
⎡ ⎤⎢ ⎥= −⎢ ⎥⎣ ⎦
         (3.10) 
Using (3.2), the phase constants in both the states and the net phase shift (∆φ) is derived 
in (3.11) and (3.12) respectively:  
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  (3.12) 
From (3.8), it is seen that maximum value of G1 is related to s, and varies as 
1 eff/  ε (Figure 3.6). It is seen from this figure that the maximum value for G1 with 
fB=2.6fma (130GHz) on silicon is equal to 200µm. Using this equation and (3.5)-(3.10), the 
phase shift per millimeter versus the conductor width (W1 ) for the slow-wave unit cell is 
calculated on silicon, quartz, and air at 50GHz for the specifications listed in Table 3.2.  
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Figure 3.6: Maximum value of G1 versus substrate dielectric constant assuming fB 
=2.6fmax=130GHz. 
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In this calculation, two different total CPW widths G (300µm and 500µm) are plotted 
(Figure 3.7) keeping the spacing G1=300µm and the width W=100µm constant. As can be 
seen from Figure 3.7, for a given G, the phase shift is much larger for a narrow center 
conductor width (high impedance). This is due to larger loading capacitance Cbg/s1 needed 
to load the line to 50Ω and therefore the bridge capacitance has a larger effect on the phase 
velocity. It is observed for the same substrate, at two different impedance values with 
different total CPW widths G results in same phase shift. For instance, on quartz, for 
W/G1=100/300µm, W1/G=109/300µm (91Ω), ∆φ = 150°/mm. The same ∆φ is obtained 
for W1/G=84/500µm (123Ω). Furthermore, for a given W1, W and G1, it is seen that ∆φ 
increases as G decreases. For example, for the same W/G1 ratio on quartz and with 
W=100µm, ∆φ/mm increases from -124° (G=500µm) to -160° (G=300µm). Therefore, 
reducing the spacing G results in larger ∆φ. However, one of the limitations in reducing the 
spacing G is that the pull-in voltage (Vp) required to actuate the shunt bridge increases as 
G decreases. For a 1µm thick Au platted bridge suspended 2µm above the CPW line with 
residual stress σ=30Mpa, ν=0.42, width=100µm, and a Young’s modulus E=90GPa; 
Vp=20V for a 300µm long bridge while, Vp= 33V for 200µm long bridge. Therefore, for 
reasonable pull-in voltages Vp (≤ 30V), the total CPW width G is designed to be ≥ 300µm. 
Figure 3.8 shows ∆φ/mm versus the conductor width (W) for the slow-wave unit cell on 
silicon, quartz, and air at 50GHz for the specifications listed in Table 3.2. In this 
calculation, two different total CPW widths G (300µm and 500µm) are plotted keeping the 
spacing G1=300µm and the width W1=100µm constant. As can be seen from Figure 3.8, for 
a given G, the phase shift is much larger for a wide center conductor width (low 
impedance). This is due to smaller loading capacitance Cbs/s needed to load the line to 50Ω 
and the bridge capacitance has smaller effect on the phase velocity in the normal state (βn). 
Therefore, the difference in phase constants between the two states increases (see (3.12)). 
Furthermore, for a given W1, W and G1, it is seen that ∆φ increases as G decreases. For 
example, assuming W1/G1= 100/300µm on air, ∆φ/mm= -193° for W/G =100/300µm 
(147Ω) and ∆φ/mm=-160° for W/G =100/500µm (179Ω).  
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Figure 3.7: Calculated phase shift per mm versus the conductor width (W1) at 50GHz for 
(a) Air, (b) Quartz, and (c) silicon with G1=300µm and W=100µm. The maximum width 
W is equal to λ/5.5 in each case. The impedance corresponding to the center conductor 
width is given at the top of each plot.  
From these figures it can be seen that phase shift (∆φ/mm) increases as W decreases, while 
∆φ increases as W1 decreases for a given spacing G and G1. The following section presents 
optimum widths for W1 and W such that the figure of merit ∆φ/dB is maximized.  
Table 3.2: Specifications used in Figure 3.6. 
Z n  =Z s 50Ω
f B  =2.6f max 130GHz
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Figure 3.8: Calculated phase shift per mm versus the center conductor width at 50GHz for 
(a) Air, (b) Quartz, and (c) silicon with G1=300µm. The maximum width W is equal to 
λ/5.5. The impedance corresponding to the center conductor width is given at the top of 
each plot. For example, for G=300µm on silicon, Zo varies from 203Ω to 99Ω.  
3.3 Optimization 
One of the first reported optimization methods based on the work of Rodwell et al. was to 
minimize the loss in distributed non-linear CPW lines [20]. The distributed line analysis was 
significantly extended to optimize for the best phase shift by Nagra et al. [21]. Barker et al. 
[22, 23] applied a different method to a DMTL in which the MEM device was optimized to 
provide maximum amount of phase shift for the minimum amount of insertion loss. In this 
thesis, a method similar to [22] is applied to the slow-wave unit cell so that maximum 
∆φ/dB is obtained. In order to carry out this optimization, analytic expressions for both 
the phase shift per unit length and the insertion loss per unit length are required. ∆φ per 
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unit length is calculated using (3.12) and the conductor loss (α) per unit length is 
calculated using conformal mapping [21] and reproduced in (3.13). 
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  (3.13) 
where K(k) is the complete elliptic integral of the first kind, 2k W /(W S),= +  
21k k ,′ = − t is the metal thickness, Rs is the surface resistance given by 
( ) 1 2/sR fπ µ σ −= , and σ is the conductivity of the metal.  
To verify the accuracy of (3.13), measured S21 data for uniform CPW line on 500µm thick 
quartz and on 425µm thick high resistive silicon (ρ > 2500Ω-cm) is compared with the 
loss obtained from (3.13). Figure 3.9 shows the measured and calculated loss versus 
frequency for a 300µm total width CPW line with a 100µm wide center conductor on 
quartz (Zo = 95Ω) and on silicon (Zo = 58Ω). The reference impedance for the measured 
data is set to the Zo of the line.  
It is seen from this figure that (3.13) underestimates the measured loss on quartz and on 
silicon substrate as evidenced by the correction factor required to match the measured 
data. The 1µm thick metal line is comprised of evaporated Cr/Au layer and the skin depth 
( 1/ fδ π µσ= ) at 50GHz is approximately 2.8, while the 3µm thick lines are Au 
electroplated ( )74 1 10 .  S/mσ −= × [22]. According to (3.13) if the metal thickness is 
increased from 1µm to 3µm the loss would decrease by a factor of 1.12.  However, this is not 
seen in measured data for quartz (Figure 3.9). This is because (3.13) assumes the metal 
thickness t to be greater than 4δ [27]. For the metallization used herein this condition is 
violated for freq > 30GHz.  
It was experimentally found that the correction factor is not constant versus CPW pitch 
(Appendix B), therefore, (3.13) is used without any modification and therefore will predict 
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higher ∆φ/dB than measured data. However, for calculating the optimal CPW center 
conductor width (W and W1) the trend is sufficient.  
Apart from the conductor loss, the unit cell also has loss due to contact resistance of the 
bridge, conductor roughness, and leakage via the SiCr bias lines. These effects are difficult 
to calculate, and as will be seen in the next section, even with full wave EM simulation 
data a perfect match is not possible. Therefore, (3.13) is used to predict the trend of loss 
versus center conductor width. 
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Figure 3.9: Measured and calculated uniform CPW line loss versus frequency for a 300µm 
total width for, a) quartz (Zo=95Ω), b) silicon (58Ω). The reference impedance for the 
measurement is set to the Zo of the line.  
The bridge resistance is calculated using (3.14) and included in the analysis: 
2 2
2 2
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. R Z C
ωα
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=
=
        (3.14) 
Where, Rbs and Rbg are the shunt and ground plane bridge resistance. The loss due to the 
bridge resistance versus frequency is shown in Figure 3.10 for two values of bridge 
resistance of 0.1 and 0.2Ω. These values for Rbs and Rbg are typical of a MEM bridge with 
similar footprint [40]. The calculation is for a 300µm total width (G=G1=300µm) with a 
100µm width center conductor (W=W1=100µm) (Zo = 95Ω). Also shown in this figure is 
the variation of loaded line loss and the loss due to bridge resistance versus center 
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conductor width (assuming G=G1=300µm) at 50GHz on quartz. Furthermore, this 
calculation is for the slow-wave state, since maximum loss is typically seen when compared 
with the normal state due to longer signal path. From this figure the loss due to bridge 
resistance (Rbs) at 50GHz is only 0.05dB or < 10% of the CPW conductor loss. This 
percentage reduces for W=W1 > 150µm. 
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Figure 3.10: Loaded transmission line loss and loss due to bridge resistance versus a) 
frequency, b) W=W1=100µm and G=G1=300µm on quartz at 50GHz (fB = 2.6fmax = 
130GHz). The bridge is comprised of 1µm thick plated Au.  
The optimal center conductor width (W and W1) is found by dividing the phase shift per 
section by the loss per section to find the phase shift per dB loss for the unit cell. The total 
CPW width G is set to 300µm in light of pull-in voltage calculation. G1 depends on fB and 
εr and listed in Table 3.3.  
 
Table 3.3: Maximum CPW width G1 versus dielectric constant.  
ε r G 1  (µm)
1 500
3.8 300
11.7 200
 
Figure 3.11 shows the calculation of ∆φ/dB at 50 GHz for air, quartz, and silicon 
substrates for fB = 130GHz, G=300µm. It is seen from this figure that maximum phase shift 
per dB increases as the dielectric constant decreases and is 1219°/dB for air, 717°/dB for 
quartz, and 300°/dB for silicon. The maximum ∆φ/dB for the assumed CPW dimensions is 
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listed in Table 3.4. Furthermore, the 0° contour for ∆φ/dB is due to high Cbs/s required to 
load the line to 50Ω in the normal state offsets low Cbg/s1 in the slow-wave state.  
Although such high ∆φ/dB is theoretically possible, fabrication related limitations restrict 
achieving this value. For example, on quartz substrate maximum ∆φ/dB is obtained for 
S/W/G/ = 25/250/25 and S1/W1/S1=125/50/125. For S/W/G/ = 25/250/25, Cbs is 
calculated to be 1.4fF (using 3.9). Achieving such small capacitance is not possible (due to 
fringing effects). Assuming a minimum achievable Cbs =8fF (for a 2µm gap), W is limited to 
approximately 220µm (Figure 3.5). For this value of W, maximum achievable ∆φ/dB is 
640°/dB with W1=50µm. Furthermore, the ground-plane bridge capacitance (Cbg) for this 
∆φ/dB value is calculated to be 71fF (see equation 3.10). Assuming the parallel plate 
approximation and that the ground-plane bridge is also 2µm above the line, the required 
area is 1.58×104 µm2. Designing this capacitance requires unrealistic bridge dimensions 
considering that the available bottom electrode width (W1) for two bridges is only 50µm. 
Therefore, for practical design consideration, W < 200µm and W1 ≥ 100µm is more 
practical. These constraints further reduce the maximum achievable ∆φ/dB to ∼ 600°/dB 
on quartz. It is worth mentioning that the design equations do not use the correction factor 
for conductor loss and do not account for parasitics, therefore, measurable values will be 
considerably lower than the 600°/dB value as will be seen in the next section.  
From a design standpoint, an air substrate can potentially provide more ∆φ/dB, however, 
air substrates are not practical for MEM circuits. Figure 3.12 shows Cbg values as a function 
of center conductor widths (W and W1) at 50GHz for air, quartz, and silicon substrates (fB 
= 130GHz, G=300µm). Figure 3.11 and Figure 3.12 and can be used as a guideline for 
designing a slow-wave unit cell.  
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Figure 3.11: Calculated phase shift per dB (°/dB) at 50 GHz versus CPW center 
conductor width (W and W1) for (a) air, (b) quartz, and (c) silicon substrates. In this 
calculation the total CPW width G=300µm, fB=130GHz, and G1 value in Table 3.3 is 
used.  
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Table 3.4: Calculated center conductor width (W and W1) for maximum ∆φ/dB. 
ε r ∆φ /dB W  (µm) W 1 (µm)
1 1219 250 150-200
3.8 711 250 55-90
11.7 311 180 50-63
f B =130GHz, G =G 1 =300µm
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Figure 3.12: Calculated ground plane bridge capacitance (2×Cbg) at 50 GHz versus CPW 
center conductor width (W and W1) for (a) air, (b) quartz, and (c) silicon substrates. In 
this calculation the total CPW width G=300µm, fB=130GHz, and G1 value in Table 3.3 is 
used.  
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In order to verify the optimal center conductor width, a slow-wave unit cell was fabricated 
on a 500µm thick quartz substrate with S/W/S=100/100/100 and S1/W1/S1=100/100/100 
for the specifications listed in Table 3.2. Using the design equations (3.5)-(3.10), the bridge 
capacitances (Cbs and Cbg) and spacing (s and s1) are calculated and listed in Table 3.5. The 
comparison between measured and calculated ∆φ (using 3.10) is shown in Figure 3.13. 
From this figure it is clear that the agreement between the measured ∆φ (=40.4°) data and 
calculated ∆φ (35.5°) is within 12% through 50GHz. The discrepancy between the data sets 
is the calculation does not account for additional inductance due to current bending at the 
junction. An accurate value for fB can be calculated by taking bridge inductance (Lb) into 
account, as presented in section 3.4. This calculation is not made here and could be one of 
the reasons for the differences. From the measured S11 data (Figure 3.13), it is seen that 
effective impedance in both the states (Zn, Zs) is close to 50Ω since S11 < -23dB. 
Furthermore, worst-case measured S21 is less than -0.13dB translating to ∼ 300°/dB. This 
value is lower than predicted value of 420°/dB, however, the contact resistance, conductor 
roughness, and signal leakage via SiCr bias lines contribute additional loss and reduce the 
∆φ/dB.  
It is proven via measurement that the design equation outlined in this section can serve as 
a design tool with limited accuracy. A semi-lumped model for the unit cell is presented in 
the next section to accurately model the measured S-parameters.  
Table 3.5: Calculated parameters for the slow-wave unit cell. 
C bs 62fF
C bg 32fF
s 474µm
s 1 923µm
Calculated values
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Figure 3.13: a) Comparison between measured and calculated ∆φ (using 3.10) for a 460µm 
long unit cell, b) Measured S21 in both the states, c) Measured S11 in both the states, d) 
Photograph of the fabricated device.  
3.4 Accurate Slow-wave Unit Cell Model  
The model for a 460µm long slow wave unit cell in the normal state is shown in Figure 3.14 
a. In the normal state (Figure 3.14 a), the model consists of uniform section of 55Ω 
transmission line (S/W/S=35/250/35µm) that is 210µm long on each side of the shunt 
bridge. The shunt bridge, which is 40µm wide and suspended 1.8-2µm above the center 
conductor provides a capacitance (Cbs) of approximately 8fF (using the parallel plate 
approximation). Using the per unit length value for line parameters (Capacitance=Ctn, 
Inductance=Ltn) and a spacing s=460µm for a 55Ω transmission line, the effective normal 
state impedance (Zn) is found to be approximately 50.5Ω using (3.1) [22]. The effect of 
bridge inductance is excluded in (3.1), since the impedance due to Lbs is typically 50x (or 
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more) lower than the bridge capacitance (Cbs). The bridge inductance (Lb) and the bridge 
resistance (Rbs) are found via circuit optimization using measurement data. The resistance 
(Rp) and inductance (Lp) indicate the signal to ground path via ground plane bridges; their 
values are also found via optimization.  
 
Figure 3.14: (a) Equivalent circuit model for the unit cell in the normal state, (b) 
Equivalent circuit model for the unit cell in the slow-wave state. 
The model for the slow-wave state (Figure 3.14 b) also includes a 55Ω transmission line 
(50µm long) to model the feed section. Since the signal is routed through the long slot 
section, the current bending at the junction is modeled using an inductor Lbend and the value 
is found via circuit optimization. The total length of the CPW line that is routed through 
the slot is approximately 950µm (=s1). The non-actuated ground-plane bridges provide a 
total capacitance (Cbg) of 2×24fF. A good impedance match in the slow-wave state is made 
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possible by designing the unloaded impedance of the slow-wave section to emulate a 69Ω 
uniform CPW line (S1/W1/S1=60/160/60). The effective impedance (Zs) for the slow-wave 
unit cell is calculated from (3.1) and found to be approximately 49.54Ω. The electrostatic 
voltage to pull the shunt bridge is provided via SiCr bias line at the input port which 
makes direct contact with the center conductor. The signal leakage (when shunt bridge is in 
DC-contact) through SiCr is modeled as Rbias, and the value for Rbias is typically obtained 
via circuit optimization. The maximum ground-to-ground spacing (W) is chosen to be less 
than λg/5 at 50GHz.  
Measurements were performed from 1–50GHz using a Wiltron 360B vector network 
analyzer and 150µm pitch GGB microwave probes. A Thru–Reflect–Line (TRL) calibration 
was performed using calibration standards fabricated on the wafer.  A high voltage bias tee 
was used to supply voltage through the RF probe to avoid damaging the VNA test ports. 
Typical actuation voltages are shown in Table 3.6. 
 
Table 3.6: Physical dimensions of CPW and MEM bridge 
MEM bridge Ground-plane Bridge Shunt Bridge
Width 70 40
Length 285 440
V p  (volts) 35 28
CPW Normal State Slow-wave State
Center conductor W = 250 W 1= 160
Slot S  = 35 S 1= 60
 
The unit cell model in Figure 3.14 was optimized to the measured data using ADS1 circuit 
simulator. A full-wave electromagnetic (EM) simulation (Momentum) of the unit cell in 
both the states is performed to extract the parasitics and used as the starting value in the 
optimization routine. The comparison between equivalent circuit model, EM simulation and 
measured data (S11, S21, and ∆φ) for the unit cell in both the states is shown in Figure 3.15. 
From this figure it is clear that the agreement between the measured data and model 
                                            
1 ADS, Agilent Technol. Inc, Palo Alto, CA, 2003. 
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(equivalent circuit and Momentum) is good through 50GHz with a slight discrepancy in the 
slow-wave state. This discrepancy may be due to the coupling of signal (via the SiCr) 
underneath the ground plane and/or due to the conductor roughness.  
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Figure 3.15: Comparison between measurement data and model (equivalent circuit and full 
wave EM simulation), (a) S11 and S21 in the normal state, (b) S11 and S21 in the slow wave 
state, (c) Phase shift (∆φ), (d) model parameters. 
The Bragg frequency (fB) is calculated using (3.15) [22]. For the unit cell as described 
herein, fB is calculated for the parameters in the slow-wave state due to higher loading 
capacitance. Assuming a bridge inductance (Lbg) of 19pH (found from full wave EM 
simulation); fB using (3.15) is calculated to be 126GHz.  
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It is seen that ∆φ is approximately 44° at 50GHz and S11 is below -22dB from 1-50GHz.  
The worst-case S21 is -0.17dB for both states. The measured effective relative dielectric for 
the uniform CPW feed line was found to be 2.43. Using this value the effective length of the 
unit cell in the normal state is 580µm and in the slow-wave state it is approximately 
1050µm, resulting in a slowing factor of 1.81 [7]. 
3.5 Phase Shifter Performance (1-bit and 4-bit version) 
A 1-bit phase shifter is constructed by cascading 10 slow-wave unit cells (as shown in 
Figure 3.16). In this configuration, either the ground plane beams or shunt beams in all 
sections are actuated simultaneously. Typical height non-uniformities in the bridges is 
approximately 0.1-0.3µm. Therefore, to ensure actuation in all sections, the applied pull-in 
voltage (Vp) for both states is 5V higher than that of the unit cell (40V for normal state 
and 33V for slow-wave state).  
Figure 3.16 shows a comparison between measured and modeled data for the phase shifter 
in both states. The simulated results were obtained by cascading the equivalent circuit 
model for the unit cell in the ADS circuit simulator. The agreement between the measured 
data and the model is good through 50GHz. The measured S11 is below -22dB for both 
states from 1-50GHz. Furthermore, the measured and simulated differential phase shift are 
within 2%, with a measured value of 407° at 50 GHz. The worst-case insertion loss is 
approximately 1.3dB. The figure-of-merit in degrees per decibels for the phase shifter is 
approximately 310°/dB at 50GHz (consistent with unit cell performance). The discrepancy 
between model and measurements in S11 (slow-wave state) may be attributed to the height 
non-uniformities in the MEMS bridges.  
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Figure 3.16: Schematic and photograph of the fabricated phase shifter. The phase shifter 
has 10 cascaded slow-wave unit-cells. 
Figure 3.18 shows a comparison between the measured insertion loss for the phase shifter in 
both states and for a uniform 50Ω CPW line of equal length. Also plotted in this figure is 
the EM simulation for the phase shifter in both states. When comparing the measured 
phase shifter data and the uniform CPW line, it seen that the S21 for the phase shifter in 
the normal state is 0.9dB at 50 GHz, which is higher than the measured 50Ω line by 
0.45dB. This increase in loss is due the contact resistance and small signal leakage via the 
SiCr bias lines. The signal leakage was verified by measuring a series resistor made of SiCr. 
It was found that the leakage through bias lines was less than -35dB through 50GHz. 
Figure 3.19 shows the schematic and a photograph of the fabricated 4-bit phase shifter. The 
multi bit version is designed to provide ∆φ of 45°, 90°, 180° and 225° at 30GHz. The 4-bit 
version also consists of 10 cascaded slow-wave unit cells (or 5 unit cell pair). Each unit cell 
pair provides a ∆φ = 45° at 30GHz. For example, in the first bit (∆φ = 45°), only one unit 
cell pair is operated in slow-wave state while the other pairs remain in the normal state. 
The second bit (∆φ = 90°), consists of two unit cell pairs operated in the slow-wave state. 
The transition from the 1st bit to the 2nd bit is achieved by shorting the unit cell pair using 
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a wire-bond between the DC pads (as shown in Figure 3.19). Since the unit cell pairs are 
identical, there are five non-trivial phase states. 
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Normal State Slow-wave state
R bs = 0.71Ω R bg = 0.64Ω
L bs = 15.82pH L bg = 16.9pH
C bs = 12.1fF C bg = 28.8fF
L p =11.1pH L bend = 14.9pH
R p =0.12Ω R bias = 21.5kΩ
 
(e) 
Figure 3.17: Comparison between measurements and equivalent circuit model for the 1-bit 
phase shifter (a) S11 and S21 in the normal state, (b) S11 and S21 in the slow wave state, (c) 
Phase shift (∆φ), (d) Phase shift per dB, (e) model parameters. 
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Figure 3.18: Measured S21 of the 1-bit phase shifter for both states and a 4.6mm long 
uniform 50Ω CPW line.  
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Figure 3.19: Schematic of the fabricated 4-bit phase shifter. 
Figure 3.20 shows a comparison between measured multi bit phase shifter and the model for 
four states. It is seen from these plots that the agreement between measurements and model 
is good through 50GHz with S11 less than -21dB and worst-case S21 greater than -1.39dB. 
The comparison of ∆φ between measured and modeled data is shown in Figure 3.21. The 
agreement between measured and modeled data is good through 50GHz with phase error 
less than 5.5° at 30GHz. The increase in S21 (~0.2dB) when compared with the 1-bit version 
is due to 15% decrease in bias resistance (Rbias) from 21.5kΩ to 18.3kΩ. Other model 
parameters were not altered in the circuit model. 
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(c)      (d)    
Figure 3.20: Comparison of S11 (dB) and S21 (dB) between measured data and equivalent 
circuit model; (a) 1st bit (45°); (b) 2nd bit (90°); 3rd bit (180°); 4th bit (225°). 
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Figure 3.21: Comparison of ∆φ between measured and modeled data for the multi bit phase 
shifter. 
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3.6 2nd Generation 1-bit Low Loss Phase Shifter Performance 
The insertion loss of the phase shifter presented in section 3.4 is improved by using 3µm 
thick plated Au CPW lines. Furthermore, the SixNy layer, previously located where the bias 
lines enter the ground conductor, is avoided and biasing to the beams enters through the 
ground plane cuts. An air-bridge (located 2-2.5µm) over the bias lines is used to connect the 
cut ground planes. It was found via EM simulations that the ground-plane cuts with the 
air-bridge have negligible effect on the S11 and ∆φ of the unit cell. The maximum S11 value 
in the slow-wave state typically increased by a factor of 5dB (or 14% at 50GHz) for the 
three designs. However, the S11 value remained below -20dB through 50GHz in both the 
cases. The absolute phase in the slow-wave state typically decreased by a factor of 4% (or 
1°).  
Two phase shifter designs (design 1 and design 2) were fabricated on a 500µm thick 
quartz substrate. The CPW dimensions for the two designs are listed in Table 3.7. From 
Table 3.4, the optimum width for W and W1 assuming G1=G=300µm indicate W=250µm 
and W1=50µm. To a 1st order, this is true for a given substrate. Therefore, a large width 
for W and small width for W1 will be an ideal choice for the 2
nd generation design. One of 
the shortcomings of this approach is that the fB is dependent on the per unit length 
capacitance and inductance. Using (3.15), fB versus center conductor widths (W and W1) 
is shown in Figure 3.22 (assuming G=300µm and G1=320µm). The variation of Cbg versus 
width (W and W1) is also shown herein for comparison purposes. It is seen from this 
figure that calculated fB is dependent on Cbg (ground-plane bridge capacitance) and the Cts 
(capacitance per unit length of the unloaded line). In this work, footprints providing fB 
lower than 120GHz were not considered. However, more ∆φ can be obtained if a lower fB 
can be tolerated.  
The outline of the fabrication is similar to Figure 3.3 except that SixNy layer is eliminated. 
The SiCr bias lines are defined first using the liftoff technique by evaporating a 900Å layer 
of SiCr using E-beam evaporation. Next the CPW lines are defined by evaporating a Cr/Au 
layer to ∼1µm using liftoff technique. A 1.8-2µm thick PMMA sacrificial layer is spin 
coated and etched (2000Å Ti is used as masking layer) in a RIE chamber exposing the 
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CPW lines and the pedestals where the ground cuts need to be connected. The Ti layer is 
removed and a 100/1500Å Ti/Au seed layer is evaporated over the entire wafer and 
patterned with photoresist. The sample is Au electroplated to 1.8µm thick (total CPW 
metal is ∼2.8µm thick), followed by removal of the top photoresist and the seed layer. 
Another 2000Å Ti layer is deposited as a masking layer and the PMMA is etched where 
the pedestals for MEM bridges are located. The masking layer is then removed and an 
80Å/2000Å Ti/Au seed layer is evaporated over the entire wafer. The bridges are then 
gold-electroplated to a thickness of 1µm, followed by removal of the top photoresist layer, 
seed layer. The sample is released after the two-step anneal. The photograph of the 
fabricated device is shown in Figure 3.23.   
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(a)      (b)    
Figure 3.22: Calculated parameters for the slow-wave unit cell on quartz with G=300µm 
and G1=320µm, a) fB using (3.15), b) 2×Cbg. The two designs are marked in the figure.  
The unit cell model in Figure 3.14 was optimized to the measured data (design 1 and design 
2) using ADS. A full-wave EM simulation of the unit cell in both the states is performed to 
extract the parasitics and used as the starting value in the optimization routine. The 
simulated results for the 10-section phase shifter were obtained by cascading the equivalent 
circuit model for the unit cell in the ADS circuit simulator. The comparison between 
equivalent circuit model and measured data (S11, S21, and ∆φ) for design 1 and design 2 in 
both the states is shown in Figure 3.24.  
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Table 3.7: CPW and bridge dimensions for design 1 and design 2.  
Normal State
Slow-wave 
State Shunt Ground-plane
W = 100µm W 1= 120µm l = 380µm l = 270µm
design 1 S  = 100µm S 1= 100µm w  = 120µm w  = 90µm
V p =28V V p =32V
W= 100µm W 1= 80µm l = 440µm l = 285µm
design 2 S = 100µm S 1= 135µm w  = 40µm w  = 70µm
V p =35V V p =28V
CPW Bridge
 
 
 
 (a)      (b)    
Figure 3.23: Photograph of the fabricated device, a) design 1, b) design 2. 
The agreement between the measured data and the model for both the designs is good 
through 50GHz. The measured S11 is below -19dB for both states from 1-50GHz. 
Furthermore, the measured and simulated ∆φ are within 1% for design1 and 3% for design 
2, with a measured ∆φ value of 391° for design 1 and 407° for design2 at 50 GHz. The 
worst-case insertion loss is approximately 1.1dB for design 1 and 1.15 for design 2. The 
figure-of-merit in degrees per decibels for the phase shifter is also shown herein and indicate 
a maximum ∆φ/dB of 345°/dB for design 1 and 354°/dB for design 2. When comparing 
with the 1st generation phase shifter results (see section 3.4) the current designs provide an 
improvement of 60% in ∆φ/dB for f < 30GHz. Beyond 30GHz, there is only 10-15% 
improvement in ∆φ/dB. 
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Figure 3.24: Comparison between measurements and equivalent circuit model for the 1-bit 
phase shifter, (a) S11 and S21 in the normal state for design 1, (b) S11 and S21 in the normal 
state for design 2, (c) S11 and S21 in the slow wave state for design 1, (d) S11 and S21 in the 
slow wave state for design 2,  (e)  ∆φ and ∆φ/dB for design 1, (f) ∆φ and ∆φ/dB for 
design 2.  
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3.7 Frequency Scaling (X and W-band designs) 
The designs presented in the previous sections can be scaled to X-band (8-12GHz) or W-
band (75-110GHz). The design technique is as follows: 
? The ground-to-ground spacing (W) is set to λ/5.5 and fB = 2.6fmax. Using (3.9) the 
spacing (s) between the shunt bridge and the capacitance Cbs is determined.  
? From (3.7), approximate signal path through the slot is determined and this value 
of s1 is used in (3.10) to find the ground-plane bridge capacitance.  
? Accurate value of fB is determined and ∆φ per section is determined (3.12). The 
ground-to-ground spacing should be lower for the W-band design to reduce radiation 
loss.  
Table 3.8 shows calculated parameters for X- and W-band design. Using Momentum and 
assuming a lossless metallization, the W-band design is simulated and the results for S11 and 
∆φ is shown in Figure 3.25. It is seen from this figure that the agreement between ∆φ is 
not good. This may be due to reasons; a) the design equation does not account for inductive 
effect due to current bending and the parasitics associated with the bridge, b) due to non-
linearity associated with the Bragg frequency beyond 100GHz. 
 
Table 3.8: Design parameters for X-band and W-band design used in simulation. 
X-band W-band
S /W /S  (µm) 100/100/100 (µm) 100/100/100 (µm)
S 1/W 1/S 1 (µm) 125/220/125 (µm) 50/40/50
s (µm) 1500 216
s 1 (µm) 3800 257
C bs  (fF) 95 29
C bg  (fF) 57 22
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Figure 3.25: a) Simulated (Momentum) S11 in both the states for W-band design, b) 
comparison between simulated (Momentum) and calculated ∆φ. 
3.8 Chapter Summary 
The analytical model developed herein for the slow-wave phase shifter is based on the quasi-
TEM approximation for a transmission line. For simplicity, the parasitics associated with 
the bridge is not included in the derivation. However, these equations were used to predict 
the optimal center conductor widths on different substrates. Using this as starting values, a 
semi-lumped model that include parasitics is derived. Experimental results for a 460µm long 
unit cell on quartz shows good agreement between measured and modeled data. A 1-bit 
(and 4-bit) phase shifter model is constructed by cascading 10 slow-wave unit cells. The 
agreement between the measured data and the model is good through 50GHz with 310°/dB 
at 50GHz. In the 2nd generation design, further improvement is seen by plating the lines and 
indicate loss-per-dB of 355°/dB. The result represent state-of-the-art performance for TTD 
phase shifter through 50GHz.  
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CHAPTER 4 
Applications of Slow-wave Phase Shifter 
The focus of this thesis is on the application of impedance matched slow-wave unit cell as 
low-loss millimeter-wave phase shifters. However, there are a number of other applications 
in which slow-wave unit cell can be useful. Some of the more significant applications are:  
? Reconfigurable MEM transmission lines that can provide characteristic impedance 
tuning (Zo-tuning) with constant phase.  
? Electronically tunable multi-line TRL for automatic on-wafer calibration.  
This chapter presents the results of using slow-wave unit cell for these applications, but no 
attempt is made to achieve the best performance. 
4.1 Reconfigurable MEM Transmission Line with Zo-tuning and β-tuning 
The design of reconfigurable, multi-band radar and communications hardware can require 
dynamic adjustment of both time delays and characteristic impedance (Zo) levels at various 
points within the signal paths.  When considering just phased arrays, the need for time 
delay control is obvious.  One example wherein the control of impedance levels is important 
is in the antenna design.  There have been several published examples of reconfigurable 
antennas comprised of a radiating element(s) and Micro-Electro-Mechanical (MEM) 
switch(es); in such configurations the resonant frequency is varied and there may little 
change in the impedance at the selected operating frequency. However, when co-locating a 
MEMS device with a radiating element is undesirable, a more suitable solution may be a 
dynamic impedance-matching network.   
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This section presents a reconfigurable MEMS-based transmission line in which there is 
independent control of the propagation delay and the characteristic impedance.  Variations 
of MEMS tuners that have recently been published include: stub-type topologies, with 
extensive Smith-chart coverage through 20 GHz [51-53]; and low loss, distributed MEM 
transmission lines (DMTLs), with a 5:1 (50Ω:10Ω) impedance match [54, 55].  The 
approach presented here differs in that separate control of inductive and capacitive MEMS 
devices in discrete unit cells is used either to maintain a constant LC product (constant Zo) 
or a constant L/C ratio (constant β), while changing the ratio or product, respectively. 
The tunable Zo-line with constant β-mode is complimentary to the slow-wave phase shifter 
that was presented in chapter 3.  The new design uses cascaded metal-air-metal (MAM) 
capacitors at the input and the output of the slow-wave sections. Experimental results for a 
1-bit, 7.4mm (10 cascaded unit cells) long line demonstrate a Zo tuning ratio of ~ 1.27 
(52Ω/40Ω) through 50GHz with 2Ω variation over frequency. The 1-bit version can also be 
operated as a phase shifter by addressing the MAM capacitors differently. The 
measurement result indicate ∆φ/dB ~358°/dB (or 58°/mm) at 50GHz with S11 < -25dB.  In 
a 5-bit version, the 1st bit is configured as a tunable Zo element and other bits are operated 
as a phase shifter. Experimental results for the dual mode operation indicate a ∆φ/dB of ~ 
300°/dB and impedance shift of 52Ω to 40Ω.  
4.2 Design and Measured Performance  
The unit cell shown in Figure 4.1 is comprised of a slow-wave section [56] with MAM 
capacitors at the input and output. The two distinct phase states of the slow-wave section 
are the normal state (when the ground plane beams are actuated and the shunt beam is 
non-actuated) and the slow-wave state (when the shunt beam is actuated and the ground 
plane beams are non-actuated). The measured performance for the 400µm long slow-wave 
section indicate ∆φ=46°, S11 < -25dB and worst-case S21 is -0.15dB. These results represent 
approximately 25% improvement over the 2nd generation slow-wave phase shifter result 
presented in chapter 3. The footprints of the slow-wave unit cell is listed in Table 4.1. The 
maximum conductor width (~600µm) is less than λg/8 at 50GHz to maintain single-mode 
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operation, and typical actuation voltage for the beams is approximately 28-32V. 
Furthermore, for the spacing specified herein, the calculated fB is approximately 138GHz.  
 
Table 4.1: CPW dimensions and bridge capacitance (Cbs and Cbg) for the slow-wave unit cell 
that is used in this section.  
S /W /S  (µm) 50/200/50 
S 1/W 1/S 1 (µm) 100/120/100 
s (µm) 200
s 1 (µm) 647
C bs  (fF) 12
C bg  (fF) 31
f B  =138GHz
 
Zo-tuning is realized by operating the slow-wave section in conjunction with the MAM 
capacitors: the low-Zo mode (state 1) corresponds to the normal state with actuated MAM 
capacitors, while the high-Zo mode (state 2)  is realized in the slow-wave state with non-
actuated MAM capacitors.  Maintaining a constant propagation constant (β) with Zo-tuning 
is achieved by proper selection of the capacitance ratio (Cr=Cdn/Cup) of the MAM capacitor.  
Specifically, ∆φ due to the MAM capacitor (∆φMAM), separated by a 270µm long uniform 
CPW line, offsets the ∆φ due to the slow-wave section (∆φslow-wave). For a given spacing (s) 
between capacitors and the total length (L), equation (4.1) is used to calculate Cr.  
360
1 1 deg
2
tn tn bs r bs
tn tn
 L C C C C
L       
sC sC
ωφ π
⎡ ⎤⎛ ⎞⎛ ⎞ ⎛ ⎞⎟⎜⎢ ⎥⎟⎜ ⎟⎟⎜⎜⎟ ⎟∆ = ⎜ + − + ⎟⎜⎢ ⎥⎜⎟ ⎟⎟⎜ ⎜⎟ ⎜ ⎟⎜⎜ ⎟⎝ ⎠⎢ ⎥⎟⎝ ⎠ ⎜⎝ ⎠⎣ ⎦
   (4.1) 
 
Where, Ltn and Ctn are the per-unit-length inductance and capacitance in the normal state 
[56]. Using (4.1), Cr=2.6 for ∆φ=46°, s=270 µm, Cb=24fF, Ltn=0.33 nH/mm, Ctn=0.07 
pF/mm, and L=740 µm. 
The different Zo levels are determined by considering the transmission line section between 
MAM capacitors (the slow-wave section) as a uniform CPW line. The effective impedances 
(Zstate1, Zstate2) for both the states is then calculated using (4.2). For the distributed 
parameters used herein, these impedances can be set to approximately 50Ω or 38Ω; parasitic 
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loading of the shunt beam and other discontinuity effects increase the actual levels to the 
40/52Ω values stated above.   
 
1 2;
11
ts tn
state state
bg bs
tn1 tn
L L
Z =                 Z =C C
++
sCs C
    (4.2) 
The spacing s1 is total length between the between the capacitors via the slow-wave section.  
 
 
Figure 4.1: Microphotograph of the constant β tunable Zo slow-wave unit cell (left) and 
SEM picture of the structure.  
The tunable-Zo unit cells were fabricated on a 500µm thick quartz substrate (εr=3.8, 
tanδ=0.0004) using the basic process described in chapter 3. The SixNy layer previously 
located where the bias lines enter the ground conductor, is avoided and biasing to the 
beams enters through the ground plane cuts (the ground cuts are connected via air bridge). 
To simplify fabrication process, the CPW lines are not plated. The DC isolation between 
the MAM capacitors and the center conductor is realized by using a dimple in the slots that 
is 0.5µm higher than the metal layer and supports an interconnecting beam (Figure 4.1).  
Measurements were performed from 1–50GHz using a Wiltron 360B vector network 
analyzer and 150µm pitch GGB microwave probes. Figure 4.2 (a) shows the measured S11 
and extracted Zo (Figure 4.2 (b)) from 2-port S-parameter data for the high- and low-Zo  
modes (states 1 and 2 in the figure). A full wave EM simulation using ADS Momentum was 
performed and the results are included in the figure. The difference in S11 between the two 
Zo-states (~15dB) is due to the change in the characteristic impedance from 40Ω to 52Ω. 
Extracted Cr from the measured data is approx 2.57 (=59.8fF/23.2fF) which agrees 
favorably using (4.2).  
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The measured phase difference between the states was less than 2.5° (< 2%) for βl =150° at 
50GHz. The worst-case S21 was approximately -0.15dB and -0.25dB for Zeff =52Ω and 40Ω, 
respectively. The measured S21 at 50GHz for the MEMS transmission line is 0.08dB less 
than a uniform CPW line of equal electrical length. The increase in loss may be due to the 
contact resistance and small leakage in the bias circuitry.  
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Figure 4.2: Measured S11 (dB) and extracted Zeff in state 1 and state 2 for the 1-bit tunable 
Zo unit cell. Solid lines represent EM simulation data.  
4.3 1-bit Tunable Zo-line and 1-bit Phase Shifter Performance 
The schematic of the 1-bit tunable Zo line with ten cascaded sections (7.4mm long) is shown 
in Figure 4.3. As with the unit cell, the MAM capacitors are actuated only when the slow-
wave section is operated in the normal state and remain in the non-actuated otherwise. 
Figure 4.4 shows a comparison between the measured and simulated S11 data referenced to 
50Ω in both the states. The simulated results were obtained by cascading full-wave analysis 
data for the unit-cells in the circuit simulator. The extracted effective impedance in this 
case is 52Ω/41Ω and the worst-case S21 for both the states is approximately 1.23dB and 
2.2dB at 50GHz.  
Assuming an effective relative dielectric constant of 2.46 (from Multi-line TRL calibration), 
the effective length is approximately 1.6cm. The maximum phase difference between the 
states is less than 3.6% and absolute phase in both the states is shown in Figure 4.5. The 
measured S21 of the tunable Zo-line is 0.3-0.45dB lower than a uniform CPW line of the 
same electrical length. 
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Figure 4.3: Schematic of 10-section cascaded tunable Zo unit cell and a photograph two unit 
cells in the device. 
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(a)       (b) 
Figure 4.4: Comparison of measured (dashed) and simulated (solid) S11 (dB) of a 7.4mm 
long tunable Zo- line with constant propagation constant in both states, a) state 1, b) 
state2. 
The schematic shown in Figure 4.3 can be reconfigured to operate as a 1-bit phase shifter 
with maximum phase shift by actuating the MAM capacitors in the slow-wave state of the 
slow-wave sections. The limiting factor in this approach is the Bragg frequency (fB). The 
calculated fB for the design is approximately 51GHz with the MAM capacitors actuated 
[23]. The usable frequency range is then only up to 30GHz, since the non-linear effects are 
prominent around 0.5fB. Therefore, for 1-50GHz operation, the MAM capacitors remain in 
the non-actuated state and the phase shift is primarily due to the slow-wave section. A 
electromagnetic optimization was performed with the pedestal height as the variable. A 
initial guess value of 2µm was used and other unit cell parameter was fixed. The pedestal 
height for the shunt and the ground-plane bridge was varied by the same factor. For 
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example, if the pedestal height for the shunt bridge in the normal state is equal to 2µm, 
then the ground plane bridge for the slow-wave state also had the same value. The 
comparison between EM simulation (with gap height of 1.65µm) and measured data (S11 
and ∆φ) for the unit cell in both the states is shown in Figure 4.6. 
From Figure 4.6, the measured S11 is below -25dB for both states through 50GHz. 
Furthermore, the measured and simulated differential phase shift is within 6%, with a 
measured ∆φ= 430° at 50 GHz.  The discrepancy in the predicted phase shift is due to the 
non-uniformities in height from unit cell to unit cell and irregular dimple height across the 
length of the transmission line in the fabricated device. Measured worst-case S21 was equal 
to -1.2dB at 50GHz, translating to ∆φ/dB of 360°/dB which is 40°/dB better than the 1st 
generation slow-wave results. 
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(a)       (b) 
Figure 4.5: Measured performance of the 10-section 1-bit tunable Zo device in both the 
states, a) S21 of the tunable transmission line and S21 data of a 1.6cm long 50Ω CPW line, 
b) ∆φ in both the states.  
4.4 Combined Zo -Tuning and β-Tuning  
A 5-bit version of the device in is designed to provide combined Zo-tuning and β-tuning. 
This bi-modal operation is achieved by configuring one bit (2 unit cells) to provide Zo-
tuning and the other four bits to provide β-tuning.  State 1 is operated such that the first 
bit acts as a 40Ω section and bits 2-5 are in the normal phase state.  Conversely, in state 2 
the first bit acts as a 52Ω section and bits 2-5 are in the slow-wave phase state.  Figure 4.7 
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shows the measured S11 in both states and a comparison of the measured and simulated ∆φ 
between the states.  This example demonstrates the ability to control phase and impedance 
independently. 
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(c) 
Figure 4.6: Comparison between measurements and optimized EM simulation for the 10-
section device in phase shifter mode operation, a) S11 in the slow-wave state, b) S11 in the 
normal state, c) ∆φ . The solid line in each plot represent EM simulation data and the 
dashed line represent measured data.  
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(a)       (b)    
Figure 4.7: Measured performance of a 10-section device in a bi-modal operation, a) S11, b) 
∆φ. Solid lines represent EM simulation data and dashed lines represent measured data. 
4.5 Electronically Tunable Multi-line TRL 
Considerable effort has been made to develop accurate techniques for calibrating vector 
network analyzers (VNAs) based on the use of space conservative standards [57]. The 
multi-line Thru-Reflect-Line (TRL) method is very accurate for broad band calibration [58]; 
however the required use of two or more delay lines can lead to inefficient utilization of 
wafer surface area. Space conservative calibration methods such as the SOLT, LRM and 
LRRM provide accuracy that is close to a multi-line TRL, provided that broad band models 
for the standards are available.  An alternative to reducing the footprint of standards is to 
use an electronic phase shifter that can represent multiple delay lines by changing its phase 
state. It is very important that there be minimal variation in the effective characteristic 
impedance between different phase shifter states, since the delay lines ideally differ only in 
transmission phase and loss.  An added advantage of the electronic calibration approach is 
that a minimal number of probe placements is necessary, thereby minimizing this aspect of 
calibration error.  
A multi-bit TTD phase shifter with a quasi-constant impedance can emulate multiple delay 
standards that is required for accurate broad band (1-50GHz) calibration. A DMTL based 
topology cannot be used for such large bandwidth since ∆φ/cm is only 180° for S11 < -
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20dB. Typically, a commercial probing station can provide a maximum lateral (x-y) 
movement of only 1.5-1.6cm.  
The goal of this work is to demonstrate the new phase shifter topology in a multi-bit 
configuration to realize the thru and delay lines of a TRL calibration set (“Tunable TRL”).  
Experimental results for the 1st generation 4-bit phase shifter that is 4.6mm-long 
demonstrate S11 less than -21dB through 50GHz with ∆φ/dB of approximately 317°/dB (or 
91°/mm) at 50GHz (see chapter 3).  
The multiple states of the phase shifter designed in this work provide ∆φ of 45°, 90°, 180° 
and 225°at 35GHz. The MEMS tunable 4-bit phase shifter presented herein is used to 
realize four delay line calibration standards in a multi-line TRL. The normal-mode 
operation (or ∆φ=0°) of the phase shifter mimics the thru standard. The different bits of 
the slow-wave phase shifter are actuated in order to emulate the delay line standards. The 
open standard is realized using a separate, uniform CPW line. The effective offset lengths of 
the delay lines extracted from measured ∆φ at 35GHz are approximately 739µm ∆φ=47°), 
1460µm (∆φ=93°), 2931µm (∆φ=188°) and 3669µm (∆φ=235°).  
The results of a Tunable TRL calibration are compared with a calibration performed using 
uniform CPW line standards on the quartz substrate. The reference planes for both 
calibrations are established at the probe tips with Zo corrected to 50Ω. Furthermore, same 
number of line standards was used in both the calibrations. The maximum error bound |Sij-
Sij
’|max between multi-line TRL standard on quartz (TRL1) and Tunable-TRL on quartz is 
computed using the calibration comparison method [58]. The comparison was also made 
between standard TRL on a CS-51 substrate (TRL2) and the Tunable TRL, as illustrated 
in Figure 4.8.  
The calibration comparison method is based on the assumption that a perfect multi-line 
TRL calibration using conventional standards calculates the true scattering parameters Sij 
of a device from uncorrected measurement data. However, an imperfect TRL calibration 
                                            
1 CS-5 is a commercial calibration substrate manufactured by GGB Industries, Naples, FL. 
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based on standards with errors (Tunable TRL) will result in calibration coefficients which 
differ from those of the perfect calibration. These imperfect calibration coefficients calculate 
scattering parameters Sij', which differ from the actual scattering parameters Sij. The 
calibration-comparison method determines an upper bound for |Sij-Sij'| from differences in 
the perfect and imperfect calibration coefficients when |Sij| < 1 and |S12 S21| < 1. The upper 
bounds indicate the maximum possible difference in any of the four S-parameters for a 2-
port passive device.   
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Figure 4.8: Upper bound error |Sij-Sij
’|max between standard TRL and Tunable TRL. 
It is seen from Figure 4.8 that the upper bound between TRL1-Tunable TRL and TRL2-
Tunable TRL increases linearly with a maximum bound of 0.14 at 50GHz for TRL1-
Tunable TRL calibration sets. The increase in the error bound is due to the slight increase 
in the insertion loss and a 2% deviation from 50Ω for the 4-bit phase shifter when compared 
to uniform CPW line. For completeness, the repeatability of the two Multi-line TRL 
calibrations on the quartz substrate is also shown in the figure. In order to verify the 
accuracy of the predicted error bounds two verification devices were measured:  
a) 9mm long delay line standard on quartz substrate 
A 9mm long uniform CPW line was measured after performing a Tunable TRL and a 
TRL1.  It is seen from (a) that the measurement results performed using the Tunable TRL 
and TRL1 agree well. Furthermore, the maximum vector difference between the two 
measured S-parameters is within the estimated error bounds.  
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Figure 4.9: S11 and S21 of 9mm long verification structure. The line was measured after a 
Tunable TRL calibration and a standard TRL on quartz (TRL1). 
 
b) 25Ω Load on a CS-5 substrate 
A 25Ω load verification structure was measured on 700µm thick CS-5 substrate (εr=9.9, 
tanδ=0.002) after performing a on-wafer calibration (TRL2) using uniform CPW line 
standards. It is seen from Figure 4.10 that the measurement results performed using 
Tunable TRL and TRL2 agree well and the maximum vector difference between the S-
parameters is within the predicted error bound. Several other DUT such as 12.5Ω, and 
100Ω load on GaAs substrate was measured and it was found that the agreement between 
Tunable TRL and TRL calibration is within the error bounds predicted using calibration 
comparison method. 
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Figure 4.10: S11 of a 25Ω load verification structure on a 700µm thick CS-5 substrate. 
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4.6 Chapter Summary 
In this chapter two novel applications that utilize slow-wave phase shifter is presented. A 
reconfigurable MEMS transmission line based on cascaded capacitors and slow-wave 
sections has been developed to provide independent Zo- and β-tuning. Experimental results 
for the Zo-mode of operation, provides Zo-tuning from 52 to 40Ω (+/-2Ω) with constant 
phase between the states through 50GHz. The same transmission line is reconfigured by 
addressing the MEM elements differently for β-tuning. Furthermore, the combined effect of 
Zo- and β-tuning is also demonstrated. Furthermore, an electronically tunable TRL 
calibration set that utilizes a 4-bit phase shifter topology is presented. The accuracy of the 
tunable TRL is close to a conventional multi-line TRL calibration. The Tunable TRL 
method provides for an efficient usage of wafer area while retaining the accuracy associated 
with the TRL technique, and reduces the number of probe placements. The measured 
results presented herein is state-of-the-art performance for both the applications. 
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CHAPTER 5 
Summary and Future Work 
This thesis presented the application of periodically loaded slow-wave unit cell and focused 
on the use of this as a millimeter wave phase shifter. Optimized phase shifters were 
developed at 50 GHz with a maximum performance of 350°/dB or 360° phase shift with 1.1 
dB loss. These are the lowest loss millimeter wave phase shifters reported to date. 
Furthermore, for the same ∆φ the size of these devices are 75% smaller than the state of 
the art results presented till date. In current phased array systems, there is a PA/LNA 
chip at each antenna element in order to limit the effect of the loss in the phase shifters. 
However, with 1 dB insertion loss or less, the number of PA/LNA chips needed could be 
reduced by using one chip for several antenna elements. This would greatly reduce the 
cost of large phased array systems which typically have thousands of antenna elements. 
In addition, the slow-wave phase shifter was applied to a tunable transmission line that can 
provide independent Zo-tuning with a tuning ratio of 1.2 and β-tuning with ∆φ/dB of ∼ 
300°/dB. Such performance would lead to new innovative designs for phased array 
systems.  
An electronically tunable calibration (1-50GHz) is made possible by realizing all the line 
standards using the multi-bit phase shifter in a typical multi-line TRL. The Tunable TRL 
method provides for an efficient usage of wafer area while retaining the accuracy associated 
with the TRL technique, and reduces the number of probe placements from five to two 
(with potentially no change in probe separation distance).  
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5.1 Future Work 
a) Tunable Filter 
The low loss performance of the slow-wave unit cell can be used in a high Q filter design by 
cascading two or more unit cells to emulate a λ/4 or λ/2 open resonators. Conventional 
tunable filters typically utilize YIG resonators, active resonators or varactors as the tuning 
element. Varactor-based tunable filters have relatively low Q values in the range of 2-3 [45], 
due to the high series resistance of the diodes. Tunable filters which maintain excellent filter 
performance will greatly enhance the functionality of receiver systems and reduce the need 
for space consuming filter banks. A 0.1dB Chebyshev prototype bandpass filter is designed 
on quartz using λ/2 shunt open stubs and λ/4 connecting lines. Although, the slow-wave 
unit cell can be used to implement these transmission lines, it was not attempted in this 
work. However, they were implemented on 500µm thick quartz substrate using DMTL. The 
comparison between measured and EM simulation is presented in Appendix D.  
b) Phased Array  
The applications of phase shifter in high frequency circuits are numerous, but the most 
important application is in a phased array system. It is easier to integrate the phase shifter 
described in this work with a planar antenna (example: microstrip, CPW, or slot-line) to 
realize a phased array system than a waveguide or coaxial based antenna. For example, in a 
aperture coupled antenna the lid (where the radiating element is typically located) can act 
as a package for the MEM device (0-level wafer package) [59]. The design of aperture 
coupled antenna is given in [59, 60, 61]. Before such integration is attempted it is desirable 
to understand the effect of lid on the phase shifter performance. As an example, a 1cm long 
50Ω line on quartz (25/250/25) is simulated using momentum with a 100µm thick quartz 
lid (εr=3.8) on top of the CPW line. The lid is simulated with a minimum location of 3µm 
above the CPW (since MEM structures are located 2µm above the CPW). Quartz lid is 
chosen so that the mismatch in the dielectric half-space above the CPW plane is minimized. 
Figure 5.1 shows the simulated data for absolute phase (deg) and S21 (dB/cm). It is seen 
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from this figure that there is ∼7% change in absolute phase and 10% increase in S21 
(dB/cm) when the lid is located at 3µm versus 10µm. Furthermore, it was found that in 
order to avoid any interference from the lid, a spacing of 20µm or more is required. 
Experimental verification of the above claim is required before using the phase shifter in an 
aperture coupled antenna or packaging the device with a quartz lid. Similar studies can be 
done with other dielectric constant to find the optimum packaging material. 
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(a) (b)    
Figure 5.1: Momentum simulation of a 1cm long line on 500µm thick quartz with 100µm 
thick quartz lid at different heights above CPW line, a) Absolute phase in deg, b) S21 
(dB/cm). 
c) Power Handling Measurement 
Power handling measurement of the phase shifter needs to be done. The power handling of 
the phase shifter can be limited by either the current density on the transmission line 
causing excessive heating or by the MEMS bridges being pulled down due to the average 
RF voltage on the line. Since the electrostatic force attracts the bridge towards the center 
conductor with either a positive or negative voltage, it appears as a rectified RF voltage 
and the average voltage level of the rectified sine wave due to the RF power on the line is 
pulling on the bridge (“self-actuation”) [32]. 
The average voltage of a rectified sine wave is given by: 
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where 2T .π ω= The RF power in terms of the peak voltage, Vo is given by: 
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Where, Zo is the characteristic impedance of the transmission line and typically near 50Ω. 
Using (5.2), the RF power on the DMTL can be written as: 
2 2
2
avgVP
Z
π=           (5.3) 
Using this equation, the predicted RF power level at which the slow-wave unit cell, with a 
25V pull down voltage, will be pulled down is 61.6W while for a pull-down voltage of 20 V, 
the RF power level is 39.5W. 
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Figure 5.2: Typical setup for power handling measurement of slow-wave phase shifter.  
Typical setup for power handling measurement is shown in Figure 5.2 [24]. It is believed 
that the slow-wave phase shifter can handle higher power than DMTL or other electrostatic 
based MEM device where the anchor is typically located on the CPW ground. This is 
because, the shunt bridges (Cbs) is not anchored on the CPW ground and the ground-plane 
bridges (Cbg) does not interact with the center conductor. Therefore, high power RF signal 
does not have affect the bridge movement.  
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Figure 5.3: Schematic of the slow-wave unit cell.  
However, it is possible that the large amount of RF current in the center conductor can 
heat up the bridges such that some amount of annealing occurs resulting in a higher pull-
down voltage. For quartz based designs, this heating is worse due to low thermal 
conductivity of quartz (0.014W/cm-K), compared to the thermal conductivity of silicon 
which is 1.5 W/cm-°C [23]. 
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APPENDIX A: CPW TRANSMISSION LINE LOSS 
A.1 CPW Lines on Quartz  
This appendix presents measured and predicted results for loss (dB/cm) on 500µm thick 
quartz substrate. For all the measured data presented herein, the line is measured on a 
700µm thick air cavity to avoid any excitation of parallel-plate waveguide mode [55] and 
the reference impedance is set to the line Zo. The conductor loss (α) calculated from 
conformal mapping technique in [46] is quoted again in (A.1):  
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  (A.1) 
where K(k) is the complete elliptic integral of the first kind, 2k W /(W S),= +  
21k k ,′ = − t is the metal thickness, Rs is the surface resistance given by 
( ) 1 2/sR fπ µ σ −= , and σ is the conductivity of the metal.  
a) 1µm thick evaporated metallization (Cr/Au) 
The CPW lines (in Table A.1) were fabricated on 500µm thick quartz (εr=3.8) with 200Å of 
Cr and 1µm thick evaporated Au. The predicted loss (in dB/cm) using (A.1) versus 
frequency and the measured data for (Line 1 and Line 7) is shown in Figure A.1. As can be 
seen, for the same metal thickness, two different correction factors are required to match 
the measured loss data. This was verified for all the lines and loss versus CPW pitch 
( ( )2W W S= + ) at 50GHz is shown in Figure A.1. The multiplication factor is chosen such 
that best possible match is obtained through 50GHz (instead of just matching the 50GHz 
data point). Therefore, some of the data points shown in this figure is slightly off the 
predicted curve.  
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Table A.1: CPW dimensions for the lines used in this section. The resistance per unit length 
of each line is extracted from the measured data. 
W S
Line 1 * 76 112 10.97
Line 2 100 100 7.98
Line 3 120 90 7.68
Line 4 144 78 8.25
Line 5 160 70 8.87
Line 6 110 45 11.29
Line 7 * 140 30 13.92
Line 8 230 35 11.15
( ) at 50GHztR  /cm  Ω
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Figure A.1: Comparison between measured and predicted loss versus frequency. 
b) 3µm Electroplated metallization (Ti/Au) 
The CPW lines in Table A.1 was electroplated up to 3µm and the comparison of measured 
and predicted loss (Line 2 and Line 8) versus frequency is shown in Figure A.3. In Figure 
A.4 the comparison between measured and predicted loss (dB/cm) versus CPW pitch at 
50GHz. It is seen that the correction factor required to match the measured data is the 
same for the lines (except for Line 1 and 7).  
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Figure A.2: Comparison between measured and predicted loss at 50GHz versus CPW pitch 
for 1µm evaporated line. For the data presented herein, four different correction factor is 
used to match the measured data. The characteristic impedance for the lines is listed above 
the plot. 
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Figure A.3: Comparison between measured and predicted loss (dB/cm). 
A.2 CPW Lines on Silicon 
This section presents measured and modeled data for CPW lines measured on 425µm thick 
silicon (ρ > 2000Ω-cm). Table A.2 shows the footprints of the lines used in this work. The 
comparison between measured and modeled loss (dB/cm) data for the two lines (“*” in 
Table A.2) is shown in Figure A.5. As with the measured data on quartz, the loss data on  
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silicon required a multiplication factor that varies with CPW pitch (Figure A.6). This 
multiplication factor is used in calculating the (dB/cm) versus CPW pitch and the result is 
shown in Figure A.7. 
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Figure A.4: Comparison between measured and predicted loss at 50GHz versus CPW pitch 
for 3µm plated lines.  
Table A.2: CPW footprints used on high resistive silicon (ρ >2000Ω-cm) substrate. 
W S Z o (Ω) W S Z o (Ω)
40 ∗ 17.5 46.06 80 45 49.6
30 22.5 53.82 180 60 42.91
55 22.5 45.2 124 75 50.82
40 30 53.84 100 ∗ 100 58.81
170 30 35.99 120 100 54.13
250 35 34.02 54 101 70.05
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Figure A.5: Comparison between measured and modeled loss (dB/cm) data on a 425µm 
thick high resistive (ρ > 2000Ω-cm) silicon substrate, a) W/S/W=17.5/40/17.5, b) 
W/S/W=100/100/100. 
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Figure A.6: Multiplication factor required to match the measured data on high resistive 
silicon substrate. 
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Figure A.7: Comparison between measured and predicted loss at 50GHz versus CPW pitch. 
The multiplication factor in Figure A.6 is used for the measured data.  
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APPENDIX B: DETAILED FABRICATION PROCESS 
This appendix discusses the fabrication process used for the slow-wave MEMS phase shifter 
discussed in this chapter 3. The quartz substrate is 500µm thick, 2 inch square, and single-
sided polished.  
1. Wafer Cleaning: 
(a) Immerse the wafer for 15-20 sec in 50:1 HF:H2O with gentle agitation. This step is 
followed by 3 rinse cycles (∼3min) in de-ionized (DI) H2O.  
(b) Blow dry with N2. Dehydrate bake on a 130°C hotplate for 4 minutes.  
2. SiCr bias lines lift-off: 
(a) Spin coat with NR-3000PY(1) photoresist (PR) at 3000 rpm for 40 sec. 
(b) Soft bake on a 155°C hotplate for 1 min. 
(c) Align a clear-field mask, exposing areas where the SiCr bias lines is to be lifted off. 
(d) Expose at 13-14 mW/cm2 for 17 sec. 
(e) Pre-develop bake on a 110°C hotplate for 1min. 
(f) Develop using RD-6(2) developer for 25 sec, rinse in DI H2O for 1min and dry with N2. 
(g) Evaporate SiCr using E-beam evaporation to 1000-1500Å. 
(h) Soak in RR4(3) PR remover at 110° with agitation for 5min in order to lift-off 
undesired metal, rinse in DI H2O for 1min and dry with N2.  
3. SixNy Ground Isolation Layer: 
(a) Clean in a 200 mT O2 Plasma at 100 W for 90 sec. 
(b) Spin coat with NR-3000PY photoresist (PR) at 3000 rpm for 40 sec. 
 
                                         
(1),(2),(3) NR-3000PY, RD-6, RR-4 is manufactured by Futurrex, Inc., Franklin, NJ. 
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(c) Soft bake on a 155°C hotplate for 1 min. 
(d) Align a clear-field mask, exposing areas where the SixNy areas is to be lifted off. 
(e) Expose at 13-14 mW/cm2 for 17 sec. 
(f) Pre-develop bake on a 110°C hotplate for 1min. 
(g) Develop using RD-6 developer for 25 sec, rinse in DI H2O for 1min and dry with N2. 
(h) Sputter SixNy using RF-magnetron at 3mT, 20SCCM Ar, and 225W RF power to 
3000-4000Å. 
(i) Soak in RR4 PR remover at 110° with agitation for 5min in order to lift-off undesired 
SixNy, rinse in DI H2O for 1min and dry with N2. 
(j) Alternatively, the after step (a) the SixNy can be blanket deposited and etched 
subsequently using CF4/O2 plasma with the same light-field mask and a positive-tone 
PR (Shipley-1827). The etch recipe used in this work is listed in Table B.1. 
Note: The SixNy layer is not used in the 2
nd generation slow-wave phase shifter designs.  
Table B.1: Sputtered SixNy etch recipe used in this work. 
Gas (in SCCM)CF4:O2 = 20: 2
Pressure 150mT
RF Power 150W
Time 17 min
Six Ny  Etch
 
4. CPW metal lift-off: 
(a) Clean in a 200 mT O2 Plasma at 100 W for 90 sec. 
(b) Spin coat with NR-3000PY photoresist (PR) at 3000 rpm for 40 sec. 
(c) Soft bake on a 155°C hotplate for 1 min. 
(d) Align a clear-field mask, exposing areas where the CPW metal areas is to be lifted off. 
(e) Expose at 13-14 mW/cm2 for 17 sec. 
(f) Pre-develop bake on a 110°C hotplate for 1min. 
(g) Develop using RD-6 developer for 25 sec, rinse in DI H2O for 1min and dry with N2. 
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(h) Evaporate Cr/Au to ∼1µm thickness. Alternatively, a Cr/Ag/Cr/Au metallization 
stack can also be used with the 8000Å of Ag and 2000Å of Au. There was no 
noticeable difference in the insertion loss for the two cases up to 65GHz. 
(i) Soak in RR4 PR remover at 110° with agitation for 5min in order to lift-off undesired 
SixNy, rinse in DI H2O for 1min and dry with N2. 
5. Sacrificial Layer Deposition: 
(a) Clean in a 200 mT O2 Plasma at 100 W for 90 sec.  
(b) Spin coat adhesion promoter Hexamethyldisilazane (HMDS) at 1600-1700 rpm for 45 
sec. 
(c) Spin coat PMMA (950K, 9% in anisole solvent) at 1600-1700 rpm for 45 sec. 
(d) Bake on a 180° hotplate for 90-120 sec. 
(e) Flood evaporate 1500-2000Å of Ti. 
(f) Spin coat HMDS at 3000 rpm for 30 sec. 
(g) Spin coat with Shipley 1827 PR at 3000 rpm for 30 sec. 
(h) Soft bake on a 105°C hotplate for 90 sec. 
(i) Align a dark-field mask, exposing the pedestal areas. 
(j) Expose at 13-14 mW/cm2 for 22 sec. 
(k) Develop in MF319 for 70 sec. Rinse in DI and dry with N2. 
(l) Etch Ti in 1:10 HF:DI for ∼7-10 sec. Rinse in DI and dry with N2. 
(m) Flood expose for 50 seconds at 13 mW/cm2. 
(n) Develop in MF319 for 70 sec. Rinse in DI and dry with N2. 
(o) Etch PMMA in 50 mT, 100 SCCM O2 plasma 250W, for 12 minutes.  
(p) Remove Ti in 1:10 HF:DI for 10 sec. Rinse in DI and dry with N2. 
5. MEM bridge fabrication and release: 
(a) Evaporate Ti/Au 80/2000Å seed layer using E-beam evaporation. 
(b) Spin coat with Shipley 1827 PR at 3000 rpm for 30 sec. 
(c) Soft bake on a 105°C hotplate for 90 sec. 
(d) Align a dark-field mask, exposing the areas to be electroplated that include pedestal, 
beam and CPW lines. Expose for 18 sec at 13-14mW/cm2. 
(e) Develop in MF319 for 60 sec. Rinse in DI and dry with N2. 
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(f) Skip hard bake step. Electroplate Au using TG-25E(4) for 30min resulting in 1-1.2µm 
thick Au layer.  
(g) Flood expose for 50 seconds at 13 mW/cm2. 
(h) Develop in MF319 for 60 sec. Rinse in DI and dry with N2. 
(i) Anneal on 105°C hotplate for 60 sec.  
(j) Anneal on 120°C hotplate for 90 sec. Allow samples to reach room temperature. 
(k) Spin coat with Shipley 1827 PR at 3000 rpm for 30 sec. 
(l) Align mask and expose for 17 sec at 13-14mW/cm2. 
(m) Wet etch Au in gold etchant. The etch rate is approximately 28Å/s at 25°C. 
(n) Etch Ti in 1:10 HF:DI for 6-8 sec. Rinse in DI and dry with N2. 
(o) Heat Shipley 1165 to 80°C. Soak the samples completely for 5min. 
(p) Transfer to Shipley 1165 solution at 40C. Release MEM bridges overnight. 
(q) Rinse in DI for 5 min. 
(r) Transfer from DI to IPA and then to fresh IPA to remove all DI. Repeat this step 
twice. 
(s) Transfer to methanol and then to fresh methanol. Repeat this process twice.  
(t) Dry samples using Critical-Point-Drying (CPD) [46]. 
(u) If necessary, clean the samples in a 200 mT O2 plasma at 100W for 3 min. 
                                         
(4) TG-25E Au plating solution manufactured by Technic Inc., Cranston, Rhode Island. 
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APPENDIX C: TUNABLE BANDPASS FILTER USING DMTL  
A 0.1dB Chebyshev prototype bandpass filter is designed on quartz using λ/2 shunt open 
stubs and λ/4 connecting lines (Figure C.1). The series and the shunt transmission lines are 
implemented using DMTL instead.  
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Figure C.1: Schematic of the tunable filter utilizing λ/2-open stubs and λ/4 series 
connecting sections [36]. 
The design is carried out first to give λ/4 length for series and shunt short circuit stub 
sections for a desired pass-band characteristic and bandwidth from the low-pass to band-
pass transformation [58]. Then each shunt, quarter-wave length short-circuited stub of 
characteristic admittance (Yk) is replaced by a shunt, λ/2 open-circuited stub having a 
impedance (Yk′) given by:  
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Where, 1 1 02θ πω ω= , and 1 0ω ω is the bandwidth and ω∞ is the frequency at which the 
shunt lines present short circuits to the main line and cause ∞ attenuation. In this work, 
the value of Yk′′= Yk′.  
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The bandpass filter presented herein consists of nine reactive elements: six open stubs that 
are λ/2 long and three series λ/4 long connecting lines between the open stubs (Figure 
C.2). The open stub design is preferred over a short end λ/4 stub design because it is easier 
to DC bias the circuit using coaxial bias tees. The series connecting sections (unloaded 
Zo~80Ω) are periodically loaded with three shunt capacitors, each spaced by 850µm . The 
shunt λ/2 stubs (unloaded Zo~70Ω) utilize four capacitors with a separation of 350µm . The 
beams used for the capacitors in the series and shunt sections are approximately 755µm and 
970µm long, respectively; the beam width is held constant at 35µm.  The overall footprint 
of the filter is 8mm×4.7mm and a total of 33 capacitive bridges are used. The widths of the 
center conductor and the slot for the feed are 300µm and 30µm, respectively. 
The series DMTL section is required to be approximately λ/4 long at each design center 
frequency.  For an unloaded line on quartz, the corresponding lengths would be 2220µm at 
22GHz and (2200+741=) 2961µm at 16.5GHz. The phase shift required to emulate the 
additional length of 741µm at 16.5GHz is found to be approximately 20°. The required 
phase shift (∆φ) as a function of the CPW line characteristic impedance can be calculated 
using equations presented in chapter 2 [22]. 
Three capacitive bridges separated by 850µm provide the necessary variation in 
characteristic impedance and result in a 90° phase shift at each of the desired frequencies 
(22GHz when MEM bridge in the up-state and 16.5GHz when MEM bridge in the down-
state). The upstate and the downstate values of each MEMS capacitor are approximately 
0.07pF and 0.1pF, respectively.  
The shunt open stubs are λ/2 long at each design center frequency (5942µm at 16.5GHz; 
4456µm at 22GHz). The length difference translates to a 44° phase difference at 16.5GHz. 
In this case, four capacitive bridges separated by 350µm are used.  The upstate and the 
downstate capacitance for these capacitors are approximately 0.2 and 0.4pF, respectively. 
The higher capacitance values, relative to those used in the series sections, are used for two  
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reasons: to reduce the size of the filter by increasing the loading, and to reduce the number 
of required bridges. It was also found that the increased distributed loading yields a better 
response than that obtained with a comparable design using shunt stubs that are 
terminated in large, single capacitors for length reduction. 
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Figure C.2: Schematic of the tunable filter designed with DMTL.  
Table C.1 gives the capacitance values for the series and shunt sections.  In order to design 
low capacitance ratios that are feasible to fabricate, MIM capacitors are used in series with 
the MEM bridges [59]. The MIM capacitors are placed 40-50µm away from each MEMS 
capacitor (Figure C.2(b)).  
Table C.1: Capacitance values for the series λ/4 sections and the open λ/2 stubs in the 
upstate and downstate. 
Cup [pF] Cdown [pF]
Series λ/4 sections 0.07 0.1
Shunt λ/2 sections 0.2 0.4
 
The starting values for the admittances of the shunt stubs were calculated using equations 
given in [8]. The final values of the admittances were found by circuit level simulation, after 
accounting for parasitics extracted via numerical EM simulation.  Full-wave simulations 
were performed using ADS Momentum™. The parasitic effects due to the cross and the tee-
junction discontinuities required the length of the shunt and series sections to be adjusted. 
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The filter is fabricated on a 480µm thick quartz substrate (εr=3.78, tanδ=0.0004). The 
fabrication steps are as follows:  
 
? A 0.5um thick Si3N4 is blanket deposited using RF magnetron sputtering to improve 
the adhesion of metal lines on the quartz. Alternatively, a thin Cr layer can be used 
but this approach requires etching in subsequent fabrication steps.  
? Lift–off processing is used to define metal lines to a thickness of 1µm (Cr/Ag/Cr).  
? A 3µm thick photosensitive cyclotene™ polymer (εr=2.7) is used to form a MIM 
capacitor dielectric layer.   
? A 0.5µm thick Si3N4 is deposited using RF magnetron sputtering.   
? Contact pads (0.2µm thick) comprised of Cr/Au are formed using liftoff processing 
for RF probing.  
? Pedestal areas are patterned with photoresist and the 3µm thick cyclotene™ 
polymer is used to form the posts.  
? A 0.8µm thick Al layer is sputtered on top the sacrificial photoresist layer and 
subsequently etched to form the capacitor beam geometry.  
? The sacrificial photoresist is removed and critical point drying is used to release the 
MEMS capacitors. 
Measurements were performed from 10–30GHz using a Wiltron 360B VNA and 250µm 
pitch GGB microwave probes. A Thru–Reflect–Line (TRL) calibration was performed using 
calibration standards fabricated on the wafer. A high voltage bias tee was used to supply 
voltage through the RF probe to avoid damaging the VNA test ports. Typical actuation 
voltage of the beams is approximately 45-50V. This is because the Al sputtered beam after 
release had some amount of tensile stress and buckle up by a factor of 0.3-0.5µm (10-16% of 
3µm height). Further optimization of process parameter to make the bridge flat was not 
attempted since the sputtering chamber was not available for metal deposition.  
Figure C.3 shows the comparison between the measured and simulated filter response in the 
upstate. The measured response has S11 < -19dB and a maximum S21 of -3.3dB in the pass- 
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band. The relative bandwidth of the filter in the upstate is approximately 16.5% (20.4-
24GHz) and the out of band rejection is better than 25dB over the measured frequency 
range. The measured data shows a larger bandwidth and higher insertion loss when 
compared to the simulation results. The increased bandwidth is attributed to fabrication 
tolerance, resulting in a higher capacitance of the MEM bridges.  The higher insertion loss 
is due to the resistance of the bridges (not accounted for in the simulations). 
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(a)       (b) 
Figure C.3: Comparison between measured data and modeled data in the up-state, a) S11, 
b) S21. Solid lines represent EM simulation data and dashed lines represent measured data. 
Figure C.4 shows the comparison between the measured and simulated data in the 
downstate.  The measured S11 is less than -30dB and S21 is approximately -2.3dB in the 
pass-band (15.7-17.8GHz). The measured and the modeled filter results exhibit a spurious 
response above 25GHz that is associated with the 2ω0 pass-band characteristic. The relative 
bandwidth of the filter is approximately 11.5%. The absolute bandwidth in the upstate and 
downstate is approximately 3.6GHz and 2.8GHz, respectively. 
In order to maintain absolute bandwidth in both the states, independent β- and Zo-tuning of 
the λ/2 and λ/4 section is required. However, DMTL implementation such as shown herein, 
can provide only β-tuning with dependent Zo levels. Therefore, maintaining absolute 
bandwidth between tunable states becomes difficult. However, the slow-wave unit cell  
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configured in a manner similar to the tunable MEMS transmission (see chapter 4) can be 
used in the filter design resulting in constant bandwidth between tuned states. 
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Figure C.4: Comparison between measured data and modeled data in the down-state, a) S11, 
b) S21. Solid lines represent EM simulation data and dashed lines represent measured data. 
In order to maintain absolute bandwidth in both the states, independent β- and Zo-tuning of 
the λ/2 and λ/4 section is required. However, DMTL implementation such as shown herein, 
can provide only β-tuning with dependent Zo levels. Therefore, maintaining absolute 
bandwidth between tunable states becomes difficult. However, the slow-wave unit cell 
configured in a manner similar to the tunable MEMS transmission (see chapter 4) can be 
used in the filter design resulting in constant bandwidth between tuned states.  
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